SN74GTLP1395DWE4 数据手册 Datasheet - TI

制造商：
TI
分类：
逻辑控制器,芯片
封装：
SOIC-20
描述：
Two 1Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-SOIC -40℃ to 85℃
文档：

SN74GTLP1395DWE4 数据手册 (20 页) Hot

封装外形尺寸在 2页

型号规则信息在 2页

更新时间： 2024/05/31 18:41:53 (UTC+8)

SN74GTLP1395DWE4 数据手册PDF (20 页)

点击页面查看数据手册详情

点击重新加载修复错误页面>

SN74GTLP1395DWE4 文档

SN74GTLP1395DWE4 数据手册

20 页, 429 KB

Two 1Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port Fdbk Path and Selectable Polarity

Two 1Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-TSSOP -40℃ to 85℃

Two 1Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-SOIC -40℃ to 85℃

Two 1Bit LVTTL/GTLP Adj-Edge- ate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-TSSOP -40℃ to 85℃

Two 1Bit LVTTL/GTLP Adj-Edge- ate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-SOIC -40℃ to 85℃

Bus XCVR Single 2CH 3-ST 20Pin BGA MICROSTAR JUNIOR T/R

Two 1Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-TVSOP -40℃ to 85℃

Two 1Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-SOIC -40℃ to 85℃

Two 1Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-SOIC -40℃ to 85℃

Two 1Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-TSSOP -40℃ to 85℃

Datasheet 搜索

搜索

百芯智造数据库涵盖1亿多个元件的数据手册，每天更新超过5,000个PDF文件。

热门搜索