The TMS470R1A384(2) devices are members of the Texas Instruments TMS470R1x family of general-purpose 16/32-bit reduced instruction set computer (RISC) microcontrollers. The A384 microcontroller offers high performance utilizing the high-speed ARM7TDMI 16/32-bit RISC central processing unit (CPU), resulting in a high instruction throughput while maintaining greater code efficiency. The ARM7TDMI 16/32-bit RISC CPU views memory as a linear collection of bytes numbered upwards from zero. The A384 utilizes the big-endian format where the most significant byte of a word is stored at the lowest-numbered byte and the least significant byte at the highest-numbered byte.
High-end embedded control applications demand more performance from their controllers while maintaining low costs. The A384 RISC core architecture offers solutions to these performance and cost demands while maintaining low power consumption.
The A384 devices contain the following:
ARM7TDMI 16/32-bit RISC CPU
TMS470R1x system module (SYS) with 470+ enhancements
384K-byte flash
32K-byte SRAM
Zero-pin phase-locked loop (ZPLL) clock module
Analog watchdog (AWD) timer
Enhanced real-time interrupt (RTI) module
Interrupt expansion module (IEM)
Two serial peripheral interface (SPI) modules
Two serial communications interface (SCI) modules
Two standard CAN controllers (SCC)
Three inter-integrated circuit (I2C) modules
Class II serial interface B (C2SIb) module
10-bit multi-buffered analog-to-digital converter (MibADC), with 12 input channels
High-end timer (HET) controlling 12 I/Os
External clock prescale (ECP)
Expansion bus module (EBM)
Up to 87 I/O pins and 1 input-only pin (PGE suffix only), up to 51 I/O pins and 1 input-only pin (PZ suffix only)
The functions performed by the 470+ system module (SYS) include:
Address decoding
Memory protection
Memory and peripherals bus supervision
Reset and abort exception management
Prioritization for all internal interrupt sources
Device clock control
Parallel signature analysis (PSA)
The enhanced real-time interrupt (RTI) module on the A384 has the option to be driven by the oscillator clock. This data sheet includes device-specific information such as memory and peripheral select assignment, interrupt priority, and a device memory map. For a more detailed functional description of the SYS module, see the T_MS470R1x System Module Reference Guide_ (literature number SPNU189).
The A384 memory includes general-purpose SRAM supporting single-cycle read/write accesses in byte, half-word, and word modes.
The flash memory on this device is a nonvolatile, electrically erasable and programmable memory implemented with a 32-bit-wide data bus interface. The flash operates with a system clock frequency of up to 24 MHz. When in pipeline mode, the flash operates with a system clock frequency of up to 48 MHz. For more detailed information on the flash, see the _Flash_ section of this data sheet and the _TMS470R1x F05 Flash Reference Guide_ (literature number SPNU213).
The A384 device has ten communication interfaces: two SPIs, two SCIs, two SCCs, a C2SI, and three I2Cs. The SPI provides a convenient method of serial interaction for high-speed communications between similar shift-register type devices. The SCI is a full-duplex, serial I/O interface intended for asynchronous communication between the CPU and other peripherals using the standard non-return-to-zero (NRZ) format. The SCC uses a serial, multimaster communication protocol that efficiently supports distributed real-time control with robust communication rates of up to 1 megabit per second (Mbps). The SCC is ideal for applications operating in noisy and harsh environments (e.g., industrial fields) that require reliable serial communication or multiplexed wiring. The C2SIb allows the A384 to transmit and receive messages on a class II network following an SAE J1850(3) standard. The I2C module is a multi-master communication module providing an interface between the A384 microcontroller and an I2C-compatible device via the I2C serial bus. The I2C supports both 100 Kbps and 400 Kbps speeds. For more detailed functional information on the SPI, SCI, and CAN peripherals, see the specific reference guides (literature numbers SPNU195, SPNU196, and SPNU197). For more detailed functional information on the I2C, see the _TMS470R1x Inter-Integrated Circuit (I2C) Reference Guid_e (literature number SPNU223). For more detailed functional information on the C2SI, see the _TMS470R1x Class II Serial Interface B (C2SIb) Reference Guide_ (literature number SPNU214).
The HET is an advanced intelligent timer that provides sophisticated timing functions for real-time applications. The timer is software-controlled, using a reduced instruction set, with a specialized timer micromachine and an attached I/O port. The HET can be used for compare, capture, or general-purpose I/O. It is especially well suited for applications requiring multiple sensor information and drive actuators with complex and accurate time pulses. The HET used in this device is the high-end timer lite. It has fewer I/Os than the usual 32 in a standard HET. For more detailed functional information on the HET, see the _TMS470R1x High-End Timer (HET) Reference Guide_ (literature number SPNU199).
The A384 HET peripheral contains the XOR-share feature. This feature allows two adjacent HET high- resolution channels to be XORed together, making it possible to output smaller pulses than a standard HET. For more detailed information on the HET XOR-share feature, see the _TMS470R1x High-End Timer (HET) Reference Guide_ (literature number SPNU199).
The A384 device has one 10-bit-resolution sample-and-hold MibADC. Each of the MibADC channels can be converted individually or can be grouped by software for sequential conversion sequences. There are three separate groupings, two of which can be triggered by an external event. Each sequence can be converted once when triggered or configured for continuous conversion mode. For more detailed functional information on the MibADC, see the _TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide_ (literature number SPNU206).
The zero-pin phase-locked loop (ZPLL) clock module contains a phase-locked loop, a clock-monitor circuit, a clock-enable circuit, and a prescaler (with prescale values of 18). The function of the ZPLL is to multiply the external frequency reference to a higher frequency for internal use. The ZPLL provides ACLK to the system (SYS) module. The SYS module subsequently provides system clock (SYSCLK), real-time interrupt clock (RTICLK), CPU clock (MCLK), and peripheral interface clock (ICLK) to all other A384 device modules. For more detailed functional information on the ZPLL, see the _TMS470R1x Zero-Pin Phase-Locked Loop (ZPLL) Clock Module Reference Guide_ (literature number SPNU212).
NOTE: ACLK should not be confused with the MibADC internal clock, ADCLK. ACLK is the continuous system clock from an external resonator/crystal reference.
The expansion bus module (EBM) is a stand-alone module that supports the multiplexing of the GIO functions and the expansion bus interface. For more information on the EBM, see the _TMS470R1x Expansion Bus Module (EBM) Reference Guide_ (literature number SPNU222).
The A384 device also has an external clock prescaler (ECP) module that, when enabled, outputs a continuous external clock (ECLK) on a specified GIO pin. The ECLK frequency is a user-programmable ratio of the peripheral interface clock (ICLK) frequency. For more detailed functional information on the ECP, see the _TMS470R1x External Clock Prescaler (ECP) Reference Guide_ (literature number SPNU202).
High-Performance Static CMOS Technology
TMS470R1x 16/32-Bit RISC Core (ARM7TDMI)
24-MHz System Clock (48-MHz Pipeline)
Independent 16/32-Bit Instruction Set
Open Architecture With Third-Party Support
Built-In Debug Module
Integrated Memory
384K-Byte Program Flash
Three Banks With 18 Contiguous Sectors
32K-Byte Static RAM (SRAM)
Operating Features
Core Supply Voltage (VCC): 1.71 V to 2.05 V
I/O Supply Voltage (VCCIO): 3.0 V to 3.6 V
Low-Power Modes: STANDBY and HALT
Extended Industrial Temperature Range
470+ System Module
32-Bit Address Space Decoding
Bus Supervision for Memory/Peripherals
Analog Watchdog (AWD) Timer
Enhanced Real-Time Interrupt (RTI)
Interrupt Expansion Module (IEM)
System Integrity and Failure Detection
Direct Memory Access (DMA) Controller
32 Control Packets and 16 Channels
Zero-Pin Phase-Locked Loop (ZPLL)-Based Clock Module With Prescaler
Multiply-by-4 or -8 Internal ZPLL Option
ZPLL Bypass Mode
Expansion Bus Module (EBM) (PGE Package)
Supports 8- and 16-Bit Expansion Bus Memory Interface Mappings
40 I/O Expansion Bus Pins
Ten Communication Interfaces:
Two Serial Peripheral Interfaces (SPIs)
255 Programmable Baud Rates
Two Serial Communication Interfaces (SCIs)
224 Selectable Baud Rates
Asynchronous/Isosynchronous Modes
Two Standard CAN Controllers (SCC)
16-Mailbox Capacity
Fully Compliant With CAN Protocol, Version 2.0B
Class II Serial Interface B (C2SIb)
Normal 10.4 Kbps and 4X Mode 41.6 Kbps
Three Inter-Integrated Circuit (I2C) Modules (See I2C Notes in _TMS470R1A384 Silicon Errata_, Literature Number SPNZ148)
(1) The test-access port is compatible with the IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port and Boundary Scan Architecture specification. Boundary scan is not supported on this device.
(2) Throughout the remainder of this document, the TMS470R1A384 is referred to as either the full device name or as A384.
(3) SAE Standard J1850 Class B Data Communication Network Interface.
ARM7TDMI is a trademark of Advanced RISC Machines Limited (ARM).
All other trademarks are the property of their respective owners.
