* Get started today with production-ready, easy-to-use audio and video codecs for digital media processors based on DaVinci™ technology. Also available are various O/S Board Support Packages and software updates. All codecs are available for FREE evaluation. * High-Performance Digital Media Processor (DM6435) * 2.5-, 2-, 1.67, 1.51-, 1.43-ns Instruction Cycle Time * 400-, 500-, 600-, 660-, 700-MHz C64x+™ Clock Rate * Eight 32-Bit C64x+ Instructions/Cycle * 3200, 4000, 4800, 5280, 5600 MIPS * Fully Software-Compatible With C64x * Commercial and Automotive (Q or S suffix) Grades * Low-Power Device (L suffix) * VelociTI.2™ Extensions to VelociTI™ Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+™ DSP Core * Eight Highly Independent Functional Units With VelociTI.2 Extensions: * Six ALUs (32-/40-Bit), Each Supports Single 32-Bit, Dual 16-Bit, or Quad 8-Bit Arithmetic per Clock Cycle * Two Multipliers Support Four 16 × 16-Bit Multiplies (32-Bit Results) per Clock Cycle or Eight 8 × 8-Bit Multiplies (16-Bit Results) per Clock Cycle * Load-Store Architecture With Non-Aligned Support * 64 32-Bit General-Purpose Registers * Instruction Packing Reduces Code Size * All Instructions Conditional * Additional C64x+™ Enhancements * Protected Mode Operation * Exceptions Support for Error Detection and Program Redirection * Hardware Support for Modulo Loop Auto-Focus Module Operation * C64x+ Instruction Set Features * Byte-Addressable (8-/16-/32-/64-Bit Data) * 8-Bit Overflow Protection * Bit-Field Extract, Set, Clear * Normalization, Saturation, Bit-Counting * VelociTI.2 Increased Orthogonality * C64x+ Extensions * Compact 16-bit Instructions * Additional Instructions to Support Complex Multiplies * C64x+ L1/L2 Memory Architecture * 256K-Bit (32K-Byte) L1P Program RAM/Cache [Flexible Allocation] * 640K-Bit (80K-Byte) L1D Data RAM/Cache [Flexible Allocation] * 1M-Bit (128K-Byte) L2 Unified Mapped RAM/Cache [Flexible Allocation] * Supports Little Endian Mode Only * Video Processing Subsystem (VPSS), VPFE Only * Front End Provides: * CCD and CMOS Imager Interface * BT.601/BT.656 Digital YCbCr 4:2:2 (8-/16-Bit) Interface * Preview Engine for Real-Time Image Processing * Glueless Interface to Common Video Decoders * Histogram Module * Auto-Exposure, Auto-White Balance and Auto-Focus Module * Resize Engine * Resize Images From 1/4× to 4× * Separate Horizontal/Vertical Control * External Memory Interfaces (EMIFs) * 32-Bit DDR2 SDRAM Memory Controller With 256M-Byte Address Space (1.8-V I/O) * Supports up to 333-MHz (data rate) bus and interfaces to DDR2-400 SDRAM * Asynchronous 8-Bit Wide EMIF (EMIFA) With up to 64M-Byte Address Reach * Flash Memory Interfaces * NOR (8-Bit-Wide Data) * NAND (8-Bit-Wide Data)
