sales@aipcba.com
CN
电子元器件采购 > 接口,芯片 > NXP >

PCAL6524HEAZ 库存 & 价格

NXP NXP PCAL6524HEAZ I/O Expander, 24Bit, 1MHz, I2C, SMBus, 800mV, 5.5V, HUQFN
15.63
PCAL6524HEAZ
显示的图像仅供参考,应从产品数据表中获得准确的规格。
PCAL6524HEAZ NXP
NXP
  • 制造商:
    NXP
  • 制造商型号#:
    PCAL6524HEAZ
  • 百芯编号#:
    CM22790866
  • 价格(CNY):
    15.63
  • 百芯库存:
    394
  • 库存地点: 香港
  • 可供应量:
    260 个在库
    此为供应商库存,需要与销售确认
  • 产品类别:
    接口,芯片
  • 产品描述:
    NXP PCAL6524HEAZ I/O Expander, 24Bit, 1MHz, I2C, SMBus, 800mV, 5.5V, HUQFN
  • 文档: 3D模型
PCAL6524HEAZ 购买 PCAL6524HEAZ 库存和价格更新于 2024-10-08 03:50:22
  • 刷新
    器件型号: PCAL6524HEAZ
    百芯编号: CM22790866
    制造商: NXP
    封装: HUQFN-32
    价格
    15.63
    总计: 654
    MOQ: 1
    库存地点: 香港
    发货日期: 2024/10/13 (预期 )
  • 购买
    *由于库存数量、价格不断波动,请 联系我们 获取型号最新价格和库存。

    元器件库存查询

    库存查询
    百芯库存涵盖100,000个元器件
    欺诈预防提醒
    近日,我们发现不法分子冒充百芯智造进行诈骗或试图低价销售假冒和故障元器件。
    百芯智造在2021年建立了一个 元器件检测实验室 ,旨在提供有质量保证的组件。
    我们强烈建议客户选择可靠的元器件供应商。
    请注意,唯一电子邮件后缀是 aipcba.com
    PCAL6524HEAZ 规格 显示相似产品 (99+)
    类型
    描述
    选择
    制造商
    NXP
    类别
    接口,芯片
    3D模型
     3D模型
    安装方式
    Surface Mount
    引脚数
    32 Pin
    封装
    HUQFN-32
    电源电压(DC)
    5.50V (max)
    针脚数
    32 Position
    时钟频率
    1 MHz
    输入/输出数
    24 Input IO
    工作温度(Max)
    85 ℃
    工作温度(Min)
    -40 ℃
    电源电压
    1.65V ~ 5.5V
    电源电压(Max)
    5.5 V
    显示相似产品
    PCAL6524HEAZ 数据规格书
    PCAL6524HEAZ 其它数据手册Datasheet
    19 Pages, 685 KB
    2015/09/23
    查看
    PCAL6524HEAZ 其它数据手册Datasheet
    5 Pages, 338 KB
    2016/04/25
    查看
    PCAL6524HEAZ 其它数据手册Datasheet
    5 Pages, 269 KB
    2016/02/08
    查看
    PCAL6524HEAZ 其它数据手册Datasheet
    5 Pages, 194 KB
    2014/10/15
    查看
    PCAL6524HEAZ 其它数据手册Datasheet
    5 Pages, 101 KB
    2014/10/15
    查看
    PCAL6524HEAZ 其它数据手册Datasheet
    5 Pages, 112 KB
    2014/10/15
    查看
    PCAL6524HEAZ 其它数据手册Datasheet
    5 Pages, 193 KB
    2014/10/15
    查看
    PCAL6524HEAZ 其它数据手册Datasheet
    2 Pages, 373 KB
    查看
    PCAL6524HEAZ 产品描述及参数
    71 Pages, 2379 KB
    2010/12/08
    查看
    PCAL6524HEAZ 产品描述及参数
    68 Pages, 2304 KB
    2010/12/08
    查看
    尺寸 & 包装
    类型
    描述
    工作温度
    -40℃ ~ 85℃
    产品生命周期
    Unknown
    包装方式
    Cut Tape (CT)
    符合标准
    类型
    描述
    RoHS标准
    RoHS Compliant
    含铅标准
    Lead Free
    REACH SVHC版本
    2015/12/17
    产品概述
    • Overview
    • The PCAL6524 is a 24-bit general purpose I/O expander that provides remote I/O expansion for most microcontroller families via the Fast-mode Plus (Fm+) I²C-bus interface. The ultra low-voltage interface allows for direct connection to a microcontroller operating down to 0.8 V.
    • NXP I/O expanders provide a simple solution when additional I/Os are needed while keeping interconnections to a minimum, for example, in battery-powered mobile applications for interfacing to sensors, push buttons, keypad, etc. In addition to providing a flexible set of GPIOs, it simplifies interconnection of a processor running at one voltage level down to 0.8 V to I/O devices operating at a different voltage level 1.65 V to 5.5 V. The PCAL6524 has built-in level shifting feature that makes these devices extremely flexible in mixed power supply systems where communication between incompatible I/O voltages is required, allowing seamless communications with next-generation low voltage microprocessors and microcontrollers on the interface side (SDA/SCL) and peripherals at a higher voltage on the port side.
    • There are two supply voltages for PCAL6524: VDD(I2C-bus) and VDD(P). VDD(I2C-bus) provides the supply voltage for the interface at the master side (for example, a microcontroller) and the VDD(P) provides the supply for core circuits and Port P. The bidirectional voltage level translation in the PCAL6524 is provided through VDD(I2C-bus). VDD(I2C-bus) should be connected to the VDD of the external SCL/SDA lines. This indicates the VDD level of the I²C-bus to the PCAL6524, while the voltage level on Port P of the PCAL6524 is determined by the VDD(P).
    • The PCAL6524 fully meets the Fm+ I²C-bus specification at speeds to 1 MHz and implements Agile I/O, which are additional features specifically designed to enhance the I/O. These additional features are: programmable output drive strength, latchable inputs, programmable pull-up/pull-down resistors, maskable interrupt, interrupt status register, programmable open-drain or push-pull outputs.
    • Additional Agile I/O Plus features include I²C software reset and device ID. Interrupts can be specified by level or edge, and can be cleared individually without disturbing the other interrupt events. Also, switch debounce hardware is implemented.
    • At power-on, the I/Os are configured as inputs. However, the system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register, saving external logic gates. Programmable pull-up and pull-down resistors eliminate the need for discrete components.
    • The power-on reset puts the registers in their default state and initializes the I²C-bus/SMBus state machine. The RESET pin causes the same reset/initialization to occur without depowering the part. The system master can also accomplish a reset via an I²C command and initialize all registers to their default state.
    • The PCAL6524 open-drain interrupt (INT) output is activated when any input state differs from its corresponding Input Port register state. As well, the INT output can be specified to activate on input pin edges. There are a large number of interrupt mask functions available to maximize flexibility.
    • INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without communication via the I²C-bus. Thus, the PCAL6524 can remain a simple slave device. The input latch feature holds or latches the input pin state and keeps the logic values that created the interrupt until the master can service the interrupt. This minimizes the host’s interrupt service response for fast moving inputs.
    • The device Port P outputs have 25 mA sink capabilities for directly driving LEDs while consuming low device current.
    • One hardware pin (ADDR) can be used to program and vary the fixed I²C-bus address and allow up to four devices to share the same I²C-bus or SMBus.
    • MoreLess
    • ## Features
    • * I²C-bus to parallel port expander
    • * 1 MHz Fast-mode Plus I²C-bus
    • * Operating power supply voltage range of 0.8 V to 3.6 V on the I²C-bus side
    • * Allows bidirectional voltage-level translation and GPIO expansion between 0.8 V to 3.6 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V, 5.5 V Port P
    • * Low standby current consumption: 2.0 µA typical at 3.3 V VDD(P)
    • * Schmitt trigger action allows slow input transition and better switching noise immunity at the SCL and SDA inputs:
    • * Vhys = 0.05 V (typical) at 0.8 V
    • * Vhys = 0.18 V (typical) at 1.8 V
    • * Vhys = 0.33 V (typical) at 3.3 V
    • * 5.5 V tolerant I/O ports and 3.6 V tolerant I²C-bus pins
    • * Active LOW reset input (RESET)
    • * Open-drain active LOW interrupt output (INT)
    • * Internal power-on reset
    • * Noise filter on SCL/SDA inputs
    • * Latched outputs with 25 mA drive maximum capability for directly driving LEDs
    • * Latch-up performance exceeds 100 mA per JESD 78, Class II
    • * ESD protection exceeds JESD 22:
    • * 2000 V Human-Body Model (A114-A)
    • * 1000 V Charged-Device Model (C101)
    • * Packages offered: TSSOP32, HUQFN32, VFBGA36
    • ### Agile I/O features
    • * Output port configuration: bank selectable or pin selectable push-pull or open-drain output stages
    • * Interrupt status: read-only register identifies the source of an interrupt
    • * Bit-wise I/O programming features:
    • * Output drive strength: four programmable drive strengths to reduce rise and fall times in low-capacitance applications
    • * Input latch: Input Port register values changes are kept until the Input Port register is read
    • * Pull-up/pull-down enable: floating input or pull-up/pull-down resistor enable
    • * Pull-up/pull-down selection: 100 kΩ pull-up/pull-down resistor selection
    • * Interrupt mask: mask prevents the generation of the interrupt when input changes state to prevent spurious interrupts
    • ### Additional Agile I/O Plus featu
    • * Interrupt edge specification on a bit-by-bit basis
    • * Interrupt individual clear without disturbing other events
    • * Read all interrupt events without clear
    • * Switch debounce hardware
    • * General call software reset
    • * I²C software Device ID function
    • ## Features
    • * I²C software Device ID function

    百芯智造认证

    百芯智造承诺产品质量和安全通过ISO 9001、ISO 13485、ISO 45001、UL、RoHS、CQC 和 REACH 认证
    查看我们的认证 >
    订购详情及相关信息
    •  此处条款仅供参考,实际条款以销售报价为准。
      - 订购时请确认产品规格。
      - MOQ 是指购买每个零件所需的最小起订量。
      - 如果您有特殊的订购说明,请在订购页面注明。
      - 装运前会进行检验 (PSI)。
      - 您可以随时给我们发邮件查询订单状态。
      - 包裹发货后无法取消订单。
    • - 提前电汇(银行转账),也可选择PayPal。
      - 仅限现金转账。(不接受支票和账单转账。)
      - 客户负责支付所有可能的费用,包括销售税、增值税和海关费用等。
      - 如果您需要详细的发票或税号,请给我们发送电子邮件。
    • - 可选择顺丰或跑腿。
      - 您可以选择是通过您的运费帐户收取运费还是由我们收取。
      - 偏远地区请提前与物流公司确认。
      (在这些地区送货可能会收取额外费用(35-50 美元)。)
      - 交货日期:通常为 2 到 7 个工作日。
      - 您的订单发货后将发送跟踪号。
    • - 由百芯智造仓库仔细检查和包装
      - 真空包装
      - 防静电包装
      - 防震泡沫
    • - 收入质量控制 (IQC),800多家合格经销商。
      - 500m² 高级元器件检测实验室、假冒检测、RoHS 合规性等
      - 2000㎡数码元器件仓库,恒温恒湿
      - 开盖检查
      - X-Ray检查
      - XRF检查
      - 电气测试
      - 外观检测
    • - 不合格和假冒检测
      - 故障分析
      - 电气测试
      - 生命周期和可靠性测试
      -百芯2021年成立元器件检测实验室
      了解更多 >

    电子元件供应服务

    立即查看
    SN:H2.9289LO51V803Q0QC0S0
    在线联系我们
    黄经理 - 百芯智造销售经理在线,5 分钟前
    您的邮箱 *
    消息 *
    发送