Datasheet
数据手册 > 时钟,发生器 > ON Semiconductor > NB7N017MMNR2 数据手册PDF > NB7N017MMNR2 用户编程手册 第 1/19 页

NB7N017MMNR2 用户编程手册 - ON Semiconductor

更新时间: 2025-04-24 20:44:34 (UTC+8)

NB7N017MMNR2 用户编程手册

页码:/19页
下载 PDF
重新加载
下载
© Semiconductor Components Industries, LLC, 2016
August, 2016 Rev. 5
1 Publication Order Number:
NB7N017M/D
NB7N017M
3.3V SiGe 8‐Bit Dual
Modulus Programmable
Divider/Prescaler with CML
Outputs
Description
The NB7N017M is a high speed 8-bit dual modulus programmable
divider/prescaler with 16 mA CML outputs capable of switching at
input frequencies greater than 3.5 GHz. The CML output structure
contains internal 50 W source termination resistor to V
CC
. The
device generates 400 mV output amplitude with 50 W receiver
resistor to V
CC
. This I/O structure enables easy implementation of
the NB7N017M in 50 W systems.
The differential inputs contain 50 W termination resistors to VT
pads and all differential inputs accept RSECL, ECL, LVDS,
LVCMOS, LVTTL, and CML.
Internally, the NB7N017M uses a > 3.5 GHz 8-bit programmable
down counter. A select pin, SEL, is used to select between two
words, Pa[0:7] and Pb[0:7], that are stored in REGa and REGb
respectively. Two parallel load pins, PLa and PLb, are used to load
the level triggered programming registers, REGa and REGb,
respectively. A differential clock enable, CE, pin is available.
The NB7N017M offers a differential output, TC. Terminal count
output, TC, goes high for one clock cycle when the counter has
reached the all zeros state. To reduce output phase noise, TC is
retimed with the rising edge triggered latches.
Features
Maximum Input Clock Frequency > 3.5 GHz Typical
Differential CLK Clock Input
Differential CE Clock Enable Input
Differential SEL Word Select Input
50 W Internal Input and Output Termination Resistors
Differential TC Terminal Count Output
All Outputs 16 mA CML with 50 W Internal Source Termination
to V
CC
All Single-Ended Control Pins CMOS and PECL/NECL Compatible
Counter Programmed Using One of Two Single-Ended Words,
Pa[0:7] and Pb[0:7], Stored in REGa and REGb
REGa and REGb Implemented with Level Triggered Latch
Compatible with Existing 3.3 V LVEP, EP, and SG Devices
Ability to Program the Divider without Disturbing Current Settings
Positive CML Output Operating Range:
V
CC
= 3.0 V to 3.465 V with V
EE
= 0 V
Negative CML Output Operating Range:
V
CC
= 0 V with V
EE
= –3.0 V to –3.465 V
V
BB
Reference Voltage Output
CML Output Level: 400 mV Peak-Peak Output with 50 W Receiver
Resistor to V
CC
These Devices are Pb-Free, Halogen Free and are RoHS Compliant
A = Assembly Site
WL = Wafer Lot
YY = Year
WW = Work Week
G = Pb-Free Package
QFN52
MN SUFFIX
CASE 485M01
MARKING DIAGRAM*
www.onsemi.com
NB7N
017M
AWLYYWWG
1
52
152
ORDERING INFORMATION
Device Package Shipping
NB7N017MMNG QFN52
(Pb-Free)
260 Tray JEDEC
NB7N017MMNR2G QFN52
(Pb-Free)
2000/Tape & Reel
*For additional marking information, refer to
Application Note AND8002/D.
For information on tape and reel specifications, in-
cluding part orientation and tape sizes, please refer
to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
页面指南

NB7N017MMNR2 数据手册 PDF

NB7N017MMNR2 用户编程手册
ON Semiconductor
19 页, 201 KB
NB7N017MMNR2 其它数据手册
ON Semiconductor
19 页, 139 KB

NB7N017 数据手册 PDF

NB7N017MMNG
产品设计参考
ON Semiconductor
IC DIVIDER 8Bit DUAL CML 52-QFN
NB7N017MMNR2G
产品设计参考
ON Semiconductor
IC DIVIDER 8Bit DUAL CML 52-QFN
NB7N017MMN
用户编程手册
ON Semiconductor
IC DIVIDER 8Bit DUAL CML 52-QFN
NB7N017MEVB
产品设计参考
ON Semiconductor
Evaluation Board For NB7N017M
NB7N017MMNR2
用户编程手册
ON Semiconductor
IC DIVIDER 8Bit DUAL CML 52-QFN
NB7N017M
产品设计参考
ON Semiconductor
3.3V SiGe 8Bit Dual Modulus Programmable Divider/Prescaler with CML Outputs
NB7N017MMNR2G
用户编程手册
Freescale
Divider/Prescaler 52Pin QFN EP T/R
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送