Datasheet
数据手册 > 逻辑,芯片 > ON Semiconductor > NB7L86MMNG 数据手册PDF > NB7L86MMNG 产品设计参考 第 1/9 页

NB7L86MMNG 产品设计参考 - ON Semiconductor

  • 制造商:
    ON Semiconductor
  • 分类:
    逻辑,芯片
  • 封装
    QFN-16
  • 描述:
    2.5V/3.3V 12GB/s Differential Clock/Data SmartGate with CML Output and Internal Termination
  • 页面指南:
更新时间: 2025-05-08 02:48:13 (UTC+8)

NB7L86MMNG 产品设计参考

页码:/9页
下载 PDF
重新加载
下载
© Semiconductor Components Industries, LLC, 2012
February, 2012 Rev. 2
1 Publication Order Number:
EVBUM2078/D
NB4N840MMNEVB
Evaluation Board User's
Manual for NB4N840M
Description
The NB4N840M Evaluation Board was designed to
provide a flexible and convenient platform to quickly
evaluate, characterize and verify the performance and
operation of the NB4N840M dual 2 x 2 Crosspoint Switch.
This users manual provides detailed information on the
board’s contents, layout and use. The manual should be used
in conjunction with the NB4N840M data sheet which
contains full technical details on device specifications and
operation.
The NB4N840M is a highbandwidth fully differential
dual 2 x 2 crosspoint switch with CML inputs/outputs that
is suitable for applications such as SDH/SONET DWDM
and high speed switching. Fully differential design
techniques are used to minimize jitter accumulation,
crosstalk, and signal skew, which make this device ideal for
loopthrough and protection channel switching
applications. Each 2 x 2 crosspoint switch can fanout
and/or multiplex up to 3.2 Gb/s data and 2.7 GHz clock
signals.
Internally terminated differential CML inputs accept
ACcoupled LVPECL (Positive ECL) or direct coupled
CML signals. By providing internal 50 W input and output
termination resistor, the need for external components is
eliminated and interface reflections are minimized.
Differential 16 mA CML outputs provide matching internal
50 W terminations, and 400 mV output swings when
externally terminated, 50 W to V
CC
.
Singleended LVCMOS/LVTTL SEL inputs control the
routing of the signals through the crosspoint switch which
makes this device configurable as 1:2 fanout, repeater or
2 x 2 crosspoint switch. The device is housed in a low profile
5 x 5 mm 32pin QFN package.
Figure 1. NB4N840M Evaluation Board
http://onsemi.com
EVAL BOARD USER’S MANUAL
页面指南

NB7L86MMNG 数据手册 PDF

NB7L86MMNG 产品设计参考
ON Semiconductor
9 页, 367 KB
NB7L86MMNG 其它数据手册
ON Semiconductor
16 页, 158 KB
NB7L86MMNG 产品设计图
ON Semiconductor
2 页, 56 KB
NB7L86MMNG 应用笔记
ON Semiconductor
20 页, 897 KB
NB7L86MMNG 产品修订记录
ON Semiconductor
5 页, 289 KB

NB7L86 数据手册 PDF

NB7L86MMNG
产品设计参考
ON Semiconductor
2.5V/3.3V 12GB/s Differential Clock/Data SmartGate with CML Output and Internal Termination
NB7L86MMNR2G
数据手册
ON Semiconductor
2.5V / 3.3V, 12GB/s Differential Clock / Data Smart Gate with CML Output and Internal Termination, QFN16, 3x3, 0.5P, 3000-REEL
NB7L86MMN
产品设计参考
ON Semiconductor
2.5V/3.3V 12GB/s Differential Clock/Data SmartGate with CML Output and Internal Termination
NB7L86MMNR2
应用笔记
ON Semiconductor
2.5V/3.3V 12GB/s Differential Clock/Data SmartGate with CML Output and Internal Termination
NB7L86M
产品设计参考
ON Semiconductor
2.5V/3.3V 12GB/s Differential Clock/Data SmartGate with CML Output and Internal Termination
NB7L86MMNEVB
产品设计参考
ON Semiconductor
Evaluation Board Manual For NB7L86M
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送