The SI53301/4-EVB is an Evaluation Board used for evaluation of the Si533xx family of low-jitter clock buffers/level translators. As shipped from the factory, this evaluation board has the Si53301 device installed. The entire Si533xx family of buffers uses the same input circuits and output drivers and all have the same jitter specifications. Thus, this board can be used to evaluate any Si533xx device. The Si53301 provides pin-selectable clock output signal format, drive strength control, optional clock division and per-bank output enable. The Si53304 provides pin-selectable clock output signal format, drive strength control and individual output enable pins for each clock output.
Power supply connections for VDD, VDDOA and VDDOB, GND
Jumpers for selection of output signal format, output enable, input clock select and output divider
Jumpers to allow self-biasing of CMOS single-ended inputs
SMA connectors for easy access to test and evaluate the Si53301
