The Texas Instruments PCI7620 device is an integrated dual-socket PC Card controller, Smart Card controller, IEEE 1394 open HCI host controller, and PHY, Secure Digital (SD)/MultiMediaCard (MMC), Memory Stick (MS)/MS-Pro controller. This high-performance integrated solution provides the latest in PC Card, Smart Card, IEEE 1394, SD, MMC, and Memory Stick technology.
The PCI7620 and PCI7420 are four-function PCI devices compliant with _PCI Local Bus Specification_, Revision 2.3.
Functions 0 and 1 provide the independent PC Card socket controllers compliant with the _PC Card Standard_ (Release 8.0). The PCI7x20 device provides features that make it the best choice for bridging between the PCI bus, PC Cards, and Smart Cards and supports any combination of 16-bit, CardBus PC Cards, or Smart Card adapter in the socket powered at 5 V or 3.3 V, as required.
There are no PCMCIA card and socket service software changes required to move systems from the existing CardBus socket controller to the PCI7x20 device. The PCI7x20 device is register compatible with the Intel 82365SLDF ExCA controller and implements the host interface defined in the _PC Card Standard_. The PCI7x20 internal data path logic allows the host to access 8-, 16-, and 32-bit cards using full 32-bit PCI cycles for maximum performance. Independent buffering and the pipeline architecture provides an unsurpassed performance level with sustained bursting. The PCI7x20 device can be programmed to accept posted writes to improve bus utilization. All card signals are internally buffered to allow hot insertion and removal without external buffering.
Function 2 of the PCI7x20 device is an integrated IEEE 1394a-2000 open host controller interface (OHCI) PHY/link-layer controller (LLC) device that is fully compliant with the _PCI Local Bus Specification_, the _PCI Bus Power Management Interface Specification_, IEEE Std 1394-1995, IEEE Std 1394a-2000, and the _1394 Open Host Controller Interface Specification_. It is capable of transferring data between the 33-MHz PCI bus and the 1394 bus at 100M bits/s, 200M bits/s, and 400M bits/s. The PCI7x20 device provides two 1394 ports that have separate cable bias (TPBIAS). The PCI7x20 device also supports the IEEE Std 1394a-2000 power-down features for battery-operated applications and arbitration enhancements.
As required by the _1394 Open Host Controller Interface Specification_ and IEEE Std 1394a-2000, internal control registers are memory-mapped and nonprefetchable. The PCI configuration header is accessed through configuration cycles specified by PCI, and it provides plug-and-play (PnP) compatibility. Furthermore, the PCI7x20 device is compliant with the _PCI Bus Power Management Interface Specification_. The PCI7x20 device supports the D0, D1, D2, and D3 power states.
The PCI7x20 design provides PCI bus master bursting, and is capable of transferring a cacheline of data at 132M bytes/s after connection to the memory controller. Because PCI latency can be large, deep FIFOs are provided to buffer the IEEE 1394 data.
The PCI7x20 device provides physical write posting buffers and a highly-tuned physical data path for SBP-2 performance. The PCI7x20 device also provides multiple isochronous contexts, multiple cacheline burst transfers, advanced internal arbitration, and bus-holding buffers.
The PCI7x20 PHY-layer provides the digital and analog transceiver functions needed to implement a two-port node in a cable-based 1394 network. Each cable port incorporates two differential line transceivers. The transceivers include circuitry to monitor the line conditions as needed for determining connection status, for initialization and arbitration, and for packet reception and transmission.
The PCI7x20 PHY-layer requires only an external 24.576-MHz crystal as a reference for the cable ports. An external clock may be provided instead of a crystal. An internal oscillator drives an internal phase-locked loop (PLL), which generates the required 393.216-MHz reference signal. This reference signal is internally divided to provide the clock signals that control transmission of the outbound encoded strobe and data information. A 49.152-MHz clock signal is supplied to the integrated LLC for synchronization and is used for resynchronization of the received data. Data bits to be transmitted through the cable ports are received from the integrated LLC and are latched internally in synchronization with the 49.152-MHz system clock. These bits are combined serially, encoded, and transmitted at 98.304M, 196.608M, or 393.216M bits/s (referred to as S100, S200, or S400 speeds, respectively) as the outbound data-strobe information stream. During transmission, the encoded data information is transmitted differentially on the twisted-pair B (TPB) cable pair(s), and the encoded strobe information is transmitted differentially on the twisted-pair A (TPA) cable pair(s).
Function 3 of the PCI7620 and PCI7420 devices is a dedicated socket that supports SD, MMC, Memory Stick, and Memory Stick-Pro cards. The Flash Media dedicated socket provides separate terminals for SD/MMC and Memory Stick signals so that both an SD/MMC card and a Memory Stick/Memory Stick-Pro card can be used concurrently.
Various implementation specific functions and general-purpose inputs and outputs are provided through eight multifunction terminals. These terminals present a system with options in PCI LOCK\, serial and parallel interrupts, PC Card activity indicator LEDs, and other platform specific signals. PCI-compliant general-purpose events may be programmed and controlled through the multifunction terminals, and an ACPI-compliant programming interface is included for the general-purpose inputs and outputs.
The PCI7x20 device is compliant with the latest _PCI Bus Power Management Specification_, and provides several low-power modes, which enable the host power system to further reduce power consumption.
The PCI7x20 device also has a three-pin serial interface compatible with both the Texas Instruments TPS2226 and TPS2228 power switches. The TPS2226 or TPS2228 power switch provides power to the two CardBus sockets on the PCI7x20 device. The power to each dedicated socket is controlled through separate power control terminals. Each of these power control pins can be connected to an external 3.3-V power switch.
_PC Card Standard_ 8.0 compliant
_PCI Bus Power Management Interface Specification_ 1.1 compliant
_Advanced Configuration and Power Interface (ACPI) Specification_ 2.0 compliant
_PCI Local Bus Specification_ Revision 2.3 compliant
PC 98/99 and PC2001 compliant
Compliant with the _PCI Bus Interface Specification_ for _PCI-to-CardBus Bridges_
Fully compliant with provisions of IEEE Std 1394-1995 for a high-performance serial bus and IEEE Std 1394a-2000
Fully compliant with _1394 Open Host Controller Interface Specification_ 1.1
1.8-V core logic and 3.3-V I/O cells with internal voltage regulator to generate 1.8-V core VCC
Universal PCI interfaces compatible with 3.3-V and 5-V PCI signaling environments
Supports PC Card or CardBus with hot insertion and removal
Supports 132-MBps burst transfers to maximize data throughput on both the PCI bus and the CardBus
Supports serialized IRQ with PCI interrupts
Programmable multifunction terminals
Serial ROM interface for loading subsystem ID and subsystem vendor ID
ExCA-compatible registers are mapped in memory or I/O space
Intel 82365SL-DF register compatible
Supports ring indicate, SUSPEND\, and PCI CCLKRUN\ protocol and PCI bus Lock (LOCK)\
Provides VGA/palette memory and I/O, and subtractive decoding options, LED activity terminals
Fully interoperable with FireWire and i.LINK implementations of IEEE Std 1394
Full IEEE Std 1394a-2000 support includes: connection debounce, arbitrated short reset, multispeed concatenation, arbitration acceleration, fly-by concatenation, and port disable/suspend/resume
Power-down features to conserve energy in battery-powered applications include: automatic device power down during suspend, PCI power management for link-layer, and inactive ports powered down, ultralow-power sleep mode
Two IEEE Std 1394a-2000 fully compliant cable ports at 100M bits/s, 200M bits/s, and 400M bits/s
Cable ports monitor line conditions for active connection to remote node
Cable power presence monitoring
Separate cable bias (TPBIAS) for each port
Physical write posting of up to three outstanding transactions
PCI burst transfers and deep FIFOs to tolerate large host latency
External cycle timer control for customized synchronization
Extended resume signaling for compatibility with legacy DV components
PHY-Link logic performs system initialization and arbitration functions
PHY-Link encode and decode functions included for data-strobe bit level encoding
PHY-Link incoming data resynchronized to local clock
Node power class information signaling for system power management
Register bits give software control of contender bit, power class bits, link active control bit, and IEEE Std 1394a-2000 features
Isochronous receive dual-buffer mode
Out-of-order pipelining for asynchronous transmit requests
Register access fail interrupt when the PHY SCLK is not active
PCI power-management D0, D1, D2, and D3 power states
Initial bandwidth available and initial channels available registers
PME\ support per _1394 Open Host Controller Interface Specification_
Advanced submicron, low-power CMOS technology
FireWire is a trademark of Apple Computer, Inc..
i.LINK is a trademark of Sony Corporation of America.
