The HMC848LC5 is a 1:4 demultiplexer designed for data deserialization up to 45 Gbps. The device uses both rising and falling edges of the half-rate clock to sample the input data in sequence, D0-D3 and latches the data onto the differential outputs. A quarter-rate clock output generated on-chip can be used to clock the data into other devices.
All clock and data inputs / outputs of the HMC848LC5 are CML and terminated on-chip with 50 Ohms to the VCC, and may be DC or AC coupled. The inputs and outputs of the HMC848LC5 may be operated either differentially or single-ended. The HMC848LC5 also features an output level control pin, VCTRL, which allows for loss compensation or signal level optimization. The HMC848LC5 operates from a single +3.3V supply and is available in ROHS compliant 5x5 mm SMT package.
Applications
SONET OC-768
RF ATE Applications
Broadband Test & Measurement
Serial Data Transmission up to 45 Gbps
High Speed ADC Interfacing
### Features and Benefits
Supports Data Rates up to 45 Gbps
Half Rate Clock Input
Quarter Rate Reference Clock Output
Fast Rise and Fall Times: 25 / 21 ps
Programmable Differential Output Voltage Swing: 300 - 1000 mVp-p
