Datasheet
数据手册 > FPGA,芯片 > Xilinx > XC6SLX45-2FGG484CES 数据手册PDF > XC6SLX45-2FGG484CES 用户编程手册 第 1/7 页

XC6SLX45-2FGG484CES 用户编程手册 - Xilinx

更新时间: 2025-04-27 14:15:10 (UTC+8)

XC6SLX45-2FGG484CES 用户编程手册

页码:/7页
下载 PDF
重新加载
下载
December 4, 1998 (Version 5.0) 1
9
Features
5 ns pin-to-pin logic delays on all pins
•f
CNT
to 100 MHz
36 macrocells with 800 usable gates
Up to 34 user I/O pins
5 V in-system programmable (ISP)
- Endurance of 10,000 program/erase cycles
- Program/erase over full commercial voltage and
temperature range
Enhanced pin-locking architecture
Flexible 36V18 Function Block
- 90 product terms drive any or all of 18 macrocells
within Function Block
- Global and product term clocks, output enables, set
and reset signals
Extensive IEEE Std 1149.1 boundary-scan (JTAG)
support
Programmable power reduction mode in each
macrocell
Slew rate control on individual outputs
User programmable ground pin capability
Extended pattern security features for design protection
High-drive 24 mA outputs
3.3 V or 5 V I/O capability
Advanced CMOS 5V FastFLASH technology
Supports parallel programming of more than one
XC9500 concurrently
Available in 44-pin PLCC, 44-pin VQFP, and 48-pin
CSP packages
Description
The XC9536 is a high-performance CPLD providing
advanced in-system programming and test capabilities for
general purpose logic integration. It is comprised of two
36V18 Function Blocks, providing 800 usable gates with
propagation delays of 5 ns. See Figure2 for the architec-
ture overview.
Power Management
Power dissipation can be reduced in the XC9536 by config-
uring macrocells to standard or low-power modes of opera-
tion. Unused macrocells are turned off to minimize power
dissipation.
Operating current for each design can be approximated for
specific operating conditions using the following equation:
I
CC
(mA) =
MC
HP
(1.7) + MC
LP
(0.9) + MC (0.006 mA/MHz) f
Where:
MC
HP
= Macrocells in high-performance mode
MC
LP
= Macrocells in low-power mode
MC = Total number of macrocells used
f = Clock frequency (MHz)
Figure1 shows a typical calculation for the XC9536 device.
1
XC9536 In-System Programmable
CPLD
December 4, 1998 (Version 5.0)
11*
Product Specification
Clock Frequency (MHz)
Typical I
CC
(mA)
050
(50)
(30)
(83)
(50)
100
High Performance
Low Power
X5920
Figure 1: Typical I
CC
vs. Frequency For XC9536
页面指南

XC6SLX45-2FGG484CES 数据手册 PDF

XC6SLX45-2FGG484CES 数据手册
Xilinx
89 页, 3277 KB
XC6SLX45-2FGG484CES 用户编程手册
Xilinx
7 页, 62 KB
XC6SLX45-2FGG484CES 产品修订记录
Xilinx
4 页, 402 KB

XC6SLX452FGG484 数据手册 PDF

XC6SLX45-2FGG484C 数据手册
Xilinx
XILINX XC6SLX45-2FGG484C FPGA, Spartan-6, DCM, PLL, 316 I/O"s, 33MHz, 1.14V to 1.26V, BGA-484
XC6SLX45-2FGG484I 数据手册
Xilinx
Field Programmable Gate Array, 3411 CLBs, 667MHz, 43661-Cell, CMOS, PBGA484, 23 X 23MM, 1MM PITCH, LEAD FREE, FBGA-484
XC6SLX45-2FGG484CES 数据手册
Xilinx
FPGA Spartan-6 LX Family 43661 Cells 45nm Technology 1.2V 484Pin FBGA
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送