Datasheet
数据手册 > 稳压,芯片 > TI > TPS7A4901DGNR 数据手册PDF > TPS7A4901DGNR 产品设计参考 第 1/14 页
TPS7A4901DGNR
¥ 9.26
百芯的价格

TPS7A4901DGNR 产品设计参考 - TI

更新时间: 2024-06-13 18:23:29 (UTC+8)

TPS7A4901DGNR 产品设计参考

页码:/14页
下载 PDF
重新加载
下载
User's Guide
SLVU405August 2010
TPS7A30-49EVM-567
This user’s guide describes the characteristics, operation, and use of theTPS7A30-49EVM-567 Evaluation
Module (EVM) as a reference design to facilitate engineering evaluation of the TPS7A3001 negative
voltage low-dropout (LDO) regulator and/or the TPS7A4901 positive voltage LDO regulator for individual
or split-rail applications. Included in this user’s guide are setup instructions, a schematic diagram, layout
and thermal guidelines, a bill of materials, and test results.
Contents
1 Introduction .................................................................................................................. 2
2 Setup ......................................................................................................................... 2
2.1 Negative Voltage Input/Output Connectors and Jumper Descriptions For TPS7A3001 LDO Circuit
........................................................................................................................ 2
2.2 Positive Voltage Input/Output Connectors and Jumper Descriptions fo the TPS7A4901 LDO
Circuit ................................................................................................................ 2
2.3 Soldering Guidelines ............................................................................................... 2
2.4 Equipment Interconnect ........................................................................................... 3
3 Operation ..................................................................................................................... 3
4 Adjustable Operation ....................................................................................................... 3
5 Test Results ................................................................................................................. 4
5.1 Turnon Output Ramp: Negative Voltage LDO, TPS7A3001 Circuit ......................................... 4
5.2 Turnon Output Ramp: Positive Voltage LDO, TPS7A4901 Circuit .......................................... 5
5.3 –VOUT Load Transient Applied to the Negative LDO Circuit, TPS7A3001 ................................ 5
5.4 +VOUT Load Transient Applied to the Positive LDO Circuit, TPS7A4901. ................................ 6
6 Thermal Guidelines ......................................................................................................... 7
7 Board Layout ................................................................................................................ 8
8 Schematic and Bill of Materials .......................................................................................... 11
8.1 Schematic ......................................................................................................... 11
8.2 Bill of Materials .................................................................................................... 12
List of Figures
1 LDO Schematic Showing the R
1
and R
2
Adjustment Resistors....................................................... 3
2 TPS7A3001 –VOUT Ramp at Turnon.................................................................................... 4
3 TPS7A4901 +VOUT Ramp at Turnon.................................................................................... 5
4 TPS7A3001 –VOUT Load Transient ..................................................................................... 6
5 TPS7A4901 +VOUT Load Transient ..................................................................................... 7
6 Assembly Layer ............................................................................................................. 8
7 Top Layer Routing .......................................................................................................... 9
8 Bottom Layer Routing..................................................................................................... 10
9 TPS7A30-49EVM-567 Schematic....................................................................................... 11
List of Tables
1 Thermal Resistance, q
JA
, and Maximum Power Dissipation........................................................... 8
2 TPS7A30-49EVM-567 Bill of Materials ................................................................................. 12
PowerPAD is a trademark of Texas Instruments.
1
SLVU405August 2010 TPS7A30-49EVM-567
Copyright © 2010, Texas Instruments Incorporated
页面指南

TPS7A4901DGNR 数据手册 PDF

TPS7A4901DGNR 数据手册
TI
34 页, 1348 KB
TPS7A4901DGNR 产品设计参考
TI
14 页, 218 KB

TPS7A4901 数据手册 PDF

TPS7A4901DGNR
数据手册
TI
Single Channel LDO Vin 3V to 36V, 150mA, Ultra-Low Noise, High PSRR, Low-Dropout Linear Regulator LDO Regulator Pos 1.194V to 33V 0.15A 8Pin HVSSOP EP T/R
TPS7A4901DGNT
数据手册
TI
Single Channel LDO Vin 3V to 36V, 150mA, Ultra-Low Noise, High PSRR, Low-Dropout Linear Regulator LDO Regulator Pos 1.194V to 33V 0.15A 8Pin HVSSOP EP T/R
TPS7A4901DRBR
数据手册
TI
Vin 3V to 36V, 150mA, Ultra-Low Noise, High PSRR, Low-Dropout Linear Regulator 8-SON -40℃ to 125℃
TPS7A4901DRBT
数据手册
TI
TEXAS INSTRUMENTS TPS7A4901DRBT LDO Voltage Regulator, Adjustable, 3V to 36V in, 333mV drop, 1.2V to 33V/150mA out, SON-8
TPS7A4901DGN
数据手册
TI
Vin 3V to 36V, 150mA, Ultra-Low Noise, High PS , Low-Dropout Linear egulator 8-MSOP-PowerPAD -40℃ to 125℃
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
相关文档: TPS7A4901 数据手册
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送