Datasheet
数据手册 > 时钟,缓冲器,驱动器,锁相环 > ON Semiconductor > NB7V32MMNG 数据手册PDF > NB7V32MMNG 产品设计参考 第 1/10 页
NB7V32MMNG
¥ 1055.29
百芯的价格

NB7V32MMNG 产品设计参考 - ON Semiconductor

  • 制造商:
    ON Semiconductor
  • 分类:
    时钟,缓冲器,驱动器,锁相环
  • 封装
    QFN-16
  • 描述:
    1.8V / 2.5V, 10GHz ÷·2 Clock Divider with CML Outputs, QFN16, 3x3, 0.5P, 123-TUBE
  • 页面指南:
更新时间: 2025-06-04 23:14:48 (UTC+8)

NB7V32MMNG 产品设计参考

页码:/10页
下载 PDF
重新加载
下载
Semiconductor Components Industries, LLC, 2013
May, 2013 Rev. 0
1 Publication Order Number:
EVBUM2185/D
NB7V32MMNGEVB
NB7V32MMNG
Evaluation Board
User's Manual
Introduction
ON Semiconductor has developed the QFN16EVB
evaluation board for its high-performance devices packaged
in the 16-pin QFN. This evaluation board was designed to
provide a flexible and convenient platform to quickly
evaluate, characterize and verify the operation of various
ON Semiconductor products. Many QFN16EVBs are
dedicated with a device already installed, and can be ordered
from www.onsemi.com at the specific device web page.
This evaluation board manual contains:
Information on 16-lead QFN Evaluation Board
Assembly Instructions
Appropriate Lab Setup
Bill of Materials
This users manual provides detailed information on
board contents, layout and its use. It should be used in
conjunction with an appropriate ON Semiconductor device
datasheet located at www.onsemi.com. The datasheet
contains the technical device specifications.
Board Layout
The QFN16 Evaluation Board provides a high bandwidth,
50 W controlled impedance environment and is
implemented in four layers. The first layer or primary trace
layer is 0.008 thick Rogers RO4003 material, and is
designed to have equal electrical length on all signal traces
from the device under test (DUT) pins to the SMA
connectors. The second layer is the 1.0 oz copper ground
plane and is primarily dedicated for the SMA connector
ground plane. FR4 dielectric material is placed between the
second and third layers and between third and fourth layers.
The third layer is also 1.0 oz copper plane. A portion of this
layer is designated for the device V
CC
and DUTGND power
planes. The fourth layer is the secondary trace layer.
Figure 1. Top and Bottom View of the 16 QFN Evaluation Board
Top View Bottom View
http://onsemi.com
EVAL BOARD USER’S MANUAL
页面指南

NB7V32MMNG 数据手册 PDF

NB7V32MMNG 数据手册
ON Semiconductor
9 页, 129 KB
NB7V32MMNG 产品设计参考
ON Semiconductor
10 页, 622 KB
NB7V32MMNG 其它数据手册
ON Semiconductor
16 页, 825 KB
NB7V32MMNG 产品设计图
ON Semiconductor
2 页, 56 KB
NB7V32MMNG 产品修订记录
ON Semiconductor
5 页, 289 KB

NB7V32 数据手册 PDF

NB7V32MMNTXG
数据手册
ON Semiconductor
1.8V / 2.5V, 10GHz ÷·2 Clock Divider with CML Outputs, QFN16, 3x3, 0.5P, 3000-REEL
NB7V32MMNHTBG
数据手册
ON Semiconductor
Clock Divider Buffer 1Out 1IN 1:1 16Pin QFN EP T/R
NB7V32MMNG
数据手册
ON Semiconductor
1.8V / 2.5V, 10GHz ÷·2 Clock Divider with CML Outputs, QFN16, 3x3, 0.5P, 123-TUBE
NB7V32MMNGEVB
产品设计参考
ON Semiconductor
BOARD EVAL NB7V32M
NB7V32M
数据手册
ON Semiconductor
1.8V / 2.5V, 10GHz ·2 Clock Divider with CML Outputs
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送