Datasheet
数据手册 > 微处理器 > NXP > MC68340AB25E 数据手册PDF > MC68340AB25E 产品设计参考 第 1/20 页
MC68340AB25E
¥ 392.65
百芯的价格

MC68340AB25E 产品设计参考 - NXP

更新时间: 2025-05-13 03:58:28 (UTC+8)

MC68340AB25E 产品设计参考

页码:/20页
下载 PDF
重新加载
下载
Order this document by
MC68340UMAD/AD
This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.
ADDENDUM TO
MC68340 Integrated Processor With DMA User's
Manual - Rev 1
MC68340
MOTOROLA, 1994
Microprocessor and Memory
Technologies Group
SEMICONDUCTOR PRODUCT INFORMATION
December 8, 1994
General - AESOP Bulletin Board
Latest information on this product is maintained on the AESOP BBS at (800)843-3451 (US and Canada) or
(512)891-3650. Configure modem up to 14.4K baud, 8 bits, 1 stop bit, and no parity. Terminal should support
VT100 emulation.
1. Operand Alignment
On page 3-7, third paragraph (under 3.2.2), change the first two lines to: "The CPU32 restricts all operands (both
data and instructions) to be word-aligned. That is, word and long-word operands must be located on a word
boundary." Long-word operands do not have to be long-word aligned.
2. Additional Note on MBAR Decode
Add to the CPU Space Cycles description on page 3-21: The CPU space decode logic allocates the 256-
byte block from $3FF00-3FFFF to the SIM module. An internal 2-clock termination is provided by this initial
decode for any access to this range, but selection of specific registers depends on additional decode.
Accesses to the MBAR register at long word $3FF00 are internal only, and are only visible by enabling show
cycles. Users should directly access only the MBAR register, and use the LPSTOP instruction to generate the
LPSTOP broadcast access to $3FFFE. The remaining address range $3FF04-3FFFD is Motorola reserved
and should not be accessed.
3. Additional Notes on CPU Space Address Encoding
On page 3-21, Figure 3-10, the BKPT field for the Breakpoint Acknowledge address encoding is on bits 4-2, and
the T bit is on bit 1. The Interrupt Acknowledge LEVEL field is on bits 3-1.
4. Breakpoints
On page 3-22, the first paragraph implies that either a software breakpoint (BKPT instruction) or hardware
breakpoint can be used to insert an instruction. As noted in the following paragraphs, only a software breakpoint
can be used to insert an instruction on the breakpoint acknowledge cycle.
Frees
cale Semiconductor,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...
页面指南

MC68340AB25E 数据手册 PDF

MC68340AB25E 数据手册
NXP
10 页, 262 KB
MC68340AB25E 产品设计参考
NXP
20 页, 366 KB
MC68340AB25E 用户编程手册
NXP
46 页, 307 KB
MC68340AB25E 其它数据手册
NXP
646 页, 4616 KB
MC68340AB25E 应用笔记
NXP
46 页, 150 KB

MC68340AB25 数据手册 PDF

MC68340AB25E
数据手册
NXP
NXP MC68340AB25E Integrated Processor with DMA, 25MHz, 32Bit, 3V to 3.6V, QFP-144
MC68340AB25E
数据手册
Freescale
CPU32 Microprocessor IC M683xx 1 Core, 32Bit 25MHz 144-QFP (28x28)
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
相关文档: MC68340 数据手册
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送