Datasheet
数据手册 > FPGA,芯片 > Altera > EP4CE75F23I7N 数据手册PDF > EP4CE75F23I7N 产品设计参考 第 1/104 页
EP4CE75F23I7N
¥ 8921.44
百芯的价格

EP4CE75F23I7N 产品设计参考 - Altera

更新时间: 2025-04-28 11:06:54 (UTC+8)

EP4CE75F23I7N 产品设计参考

页码:/104页
下载 PDF
重新加载
下载
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
MSP430F5438
,
MSP430F5437
,
MSP430F5436
,
MSP430F5435
MSP430F5419, MSP430F5418
SLAS612E AUGUST 2009REVISED AUGUST 2014
MSP430F543x and MSP430F541x Mixed-Signal Microcontrollers
1 Device Overview
1.1 Features
1
Low Supply Voltage Range: 2.2 V to 3.6 V 16-Bit Timer TA0, Timer_A With Five
Capture/Compare Registers
Ultralow Power Consumption
16-Bit Timer TA1, Timer_A With Three
Active Mode (AM): All System Clocks Active
Capture/Compare Registers
312 µA/MHz at 8 MHz, 3.0 V, Flash Program
16-Bit Timer TB0, Timer_B With Seven
Execution (Typical)
Capture/Compare Shadow Registers
140 µA/MHz at 8 MHz, 3.0 V, RAM Program
Up to Four Universal Serial Communication
Execution (Typical)
Interfaces
Standby Mode (LPM3):
USCI_A0, USCI_A1, USCI_A2, and USCI_A3
Real-Time Clock (RTC) With Crystal,
Each Support:
Watchdog, and Supply Supervisor
Enhanced UART Supports Automatic Baud-
Operational, Full RAM Retention, Fast
Rate Detection
Wakeup: 2.6 µA at 3.0 V (Typical)
IrDA Encoder and Decoder
Low-Power Oscillator (VLO), General-
Synchronous SPI
Purpose Counter, Watchdog, and Supply
Supervisor Operational, Full RAM Retention,
USCI_B0, USCI_B1, USCI_B2, and USCI_B3
Fast Wakeup: 1.8 µA at 3.0 V (Typical)
Each Support:
Off Mode (LPM4):
I
2
C
Full RAM Retention, Supply Supervisor
Synchronous SPI
Operational, Fast Wakeup:
12-Bit Analog-to-Digital Converter (ADC)
1.69 µA at 3.0 V (Typical)
Internal Reference
Wakeup From Standby Mode in Less Than 5 µs
Sample-and-Hold
16-Bit RISC Architecture
Autoscan Feature
Extended Memory
14 External Channels, 2 Internal Channels
Up to 18-MHz System Clock
Hardware Multiplier Supporting 32-Bit Operations
Flexible Power Management System
Serial Onboard Programming, No External
Fully Integrated LDO With Programmable
Programming Voltage Needed
Regulated Core Supply Voltage
Three-Channel Internal DMA
Supply Voltage Supervision, Monitoring, and
Basic Timer With RTC Feature
Brownout
Section 3 Summarizes the Available Family
Unified Clock System
Members
FLL Control Loop for Frequency Stabilization
For Complete Module Descriptions, See the
Low-Power Low-Frequency Internal Clock
MSP430x5xx and MSP430x6xx Family User's
Source (VLO)
Guide (SLAU208)
Low-Frequency Trimmed Internal Reference
Source (REFO)
32-kHz Crystals
High-Frequency Crystals up to 32 MHz
1.2 Applications
Analog and Digital Sensor Systems Thermostats
Digital Motor Control Digital Timers
Remote Controls Hand-Held Meters
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
页面指南

EP4CE75F23I7N 数据手册 PDF

EP4CE75F23I7N 数据手册
Altera
44 页, 664 KB
EP4CE75F23I7N 产品设计参考
Altera
104 页, 1605 KB
EP4CE75F23I7N 其它数据手册
Altera
490 页, 14320 KB

EP4CE75F23I7 数据手册 PDF

EP4CE75F23I7
其它数据手册
Intel
FPGA Cyclone® IV E Family 75408 Cells 60nm Technology 1.2V 484-Pin FBGA
EP4CE75F23I7
数据手册
Altera
FPGA Cyclone IV E Family 75408 Cells 60nm Technology 1.2V 484Pin FBGA
EP4CE75F23I7N
数据手册
Altera
Field Programmable Gate Array, 4713 CLBs, 472.5MHz, 75408-Cell, PBGA484, 23 X 23MM, 1MM PITCH, LEAD FREE, FBGA-484
EP4CE75F23I7N
数据手册
Intel
IC FPGA 292 I/O 484FBGA
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送