Datasheet
数据手册 > 开发套件 > ADI > AD9550/PCBZ 数据手册PDF > AD9550/PCBZ 产品设计参考 第 1/8 页
AD9550/PCBZ
¥ 1591.34
百芯的价格

AD9550/PCBZ 产品设计参考 - ADI

更新时间: 2025-06-15 07:23:08 (UTC+8)

AD9550/PCBZ 产品设计参考

页码:/8页
下载 PDF
重新加载
下载
Evaluation Board User Guide
UG-203
One Technology Way P. O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com
Evaluating the AD9550 Integer-N Clock Translator
PLEASE SEE THE LAST PAGE FOR AN IMPORTANT
WARNING AND LEGAL TERMS AND CONDITIONS.
Rev. 0 | Page 1 of 8
FEATURES
Converts preset standard input frequencies to standard
output frequencies
Input frequencies from 8 kHz to 200 MHz
Output frequencies up to 810 MHz LVPECL and LVDS
(200 MHz CMOS)
Preset pin-programmable frequency translation ratios
On-chip VCO
Single-ended CMOS reference input
2 output clocks (independently programmable as LVDS,
LVPECL, or CMOS)
Single supply (3.3 V)
Very low power: <450 mW (under most conditions)
Small package size: 5 mm × 5 mm
Exceeds Telcordia GR-253-CORE jitter generation, transfer
and tolerance specifications
APPLICATIONS
Cost effective replacement of high frequency VCXO, OCXO,
and SAW resonators
Flexible frequency translation for wireline applications such
as Ethernet, T1/E1, SONET/SDH, GPON, xDSL
Wireless infrastructure
Test and measurement (including handheld devices)
GENERAL DESCRIPTION
This user guide describes the hardware of the AD9550 eval-
uation board. The AD9550 evaluation board is a compact,
easy-to-use platform for evaluating all features of the AD9550
integer-N clock translator.
The AD9550 is a phase-locked loop (PLL) based clock trans-
lator designed to address the needs of wireline communication
and base station applications. The device employs an integer-N
PLL to accommodate the applicable frequency translation
requirements. It accepts a single-ended input reference signal
at the REF input.
The AD9550 is pin programmable, providing a matrix of
standard input/output frequency translations from a list of
15 possible input frequencies to a list of 52 possible output
frequency pairs (OUT1 and OUT2).
The AD9550 output is compatible with LVPECL, LVDS, or
single-ended CMOS logic levels, although the AD9550 is
implemented in a strictly CMOS process.
The AD9550 operates over the extended industrial temperature
range of −40°C to +85°C.
DIGITAL PICTURE OF THE AD9550 EVALUATION BOARD
09452-001
Figure 1. AD9550 Evaluation Board
页面指南

AD9550/PCBZ 数据手册 PDF

AD9550/PCBZ 数据手册
ADI
20 页, 400 KB
AD9550/PCBZ 产品设计参考
ADI
8 页, 202 KB

AD9550 数据手册 PDF

AD9550
数据手册
ADI
Integer-N Clock Translator for Wireline Communications
AD9550BCPZ
数据手册
ADI
Clock Generator 0.008MHz to 200MHz Input 810MHz Output 32Pin LFCSP EP Tray
AD9550BCPZ-REEL7
数据手册
ADI
Clock Generator 0.008MHz to 200MHz Input 810MHz Output 32Pin LFCSP EP T/R
AD9550/PCBZ
数据手册
ADI
AD9550 Clock Generator and Synthesizer Evaluation Board
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送