Datasheet
数据手册 > 双稳态,多谐,振荡器 > TI > SN74AUC1G79YZPR 数据手册PDF > SN74AUC1G79YZPR 应用笔记 第 1/32 页
SN74AUC1G79YZPR
¥ 1.58
百芯的价格

SN74AUC1G79YZPR 应用笔记 - TI

  • 制造商:
    TI
  • 分类:
    双稳态,多谐,振荡器
  • 封装
    XFBGA-5
  • 描述:
    Flip Flop D-Type Pos-Edge 1Element 5Pin DSBGA T/R
更新时间: 2025-05-27 01:53:52 (UTC+8)

SN74AUC1G79YZPR 应用笔记

页码:/32页
下载 PDF
重新加载
下载
Application Report
SCEA027A - September 2002
1
Application of the Texas Instruments
AUC Sub-1-V Little Logic Devices
Chris Maxwell and Tomdio Nana Standard Linear & Logic
ABSTRACT
Power consumption and speed are always concerns in electronic system logic design. Texas
Instruments (TI) announces the industry’s first sub-1-V logic family that provides significant
benefits to portable consumer electronics by operating at low power and high speed, while
maintaining overall system signal integrity. TI’s next-generation logic family is the advanced
ultra-low-voltage CMOS (AUC) family. Although optimized for 1.8-V operation, AUC logic
supports mixed-voltage systems because it is compatible with 0.8-V, 1.2-V, 1.5-V and 2.5-V
devices. The AUC logic inputs tolerate 3.6-V signals, thus enabling level-translation down
from 3.3-V nodes to lower-voltage nodes. Further, AUC logic has the I
off
feature, which
supports the partial-power-down mode of operation. This application report discusses AUC
Little Logic device features, characteristics, and applications.
Keywords: 0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3-V tolerant, AUC, electrical performance, I
off
,
level translation, Little Logic, open drain, overvoltage protection, partial power down, signal
integrity, ULTTL
Contents
1 Introduction 4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2 AUC Little Logic Features 4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.1 Novel Output Structure 4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.2 Level-Translation Support 6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.3 Power-Off Support 7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3 AUC Little Logic Device Characteristics 7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.1 Input Characteristics 7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.1.1 Input Capacitance 7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.1.2 Input Voltage Tolerance 7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.1.3 Slow-Input-Edge-Rate Compatibility 8. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2 Electrical Characteristics 11. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2.1 AC Performance 11. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2.2 DC Performance 13. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.3 Power Consumption 14. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4 Design Issues and AUC Little Logic Solutions 16. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.1 Signal Integrity 16. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.2 Mixed-Voltage-Mode Data Communication 19. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.3 Partial Power Down 20. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.4 Low Power Consumption 21. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
TI and Widebus are trademarks of Texas Instruments.

SN74AUC1G79YZPR 数据手册 PDF

SN74AUC1G79YZPR 数据手册
TI
14 页, 838 KB
SN74AUC1G79YZPR 应用笔记
TI
32 页, 450 KB

SN74AUC1G79 数据手册 PDF

SN74AUC1G79
数据手册
TI
SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUC1G79DBVR
数据手册
TI
Flip Flop D-Type Pos-Edge 1Element 5Pin SOT-23 T/R
SN74AUC1G79DCKR
数据手册
TI
Flip-Flop, Non Inverted, Positive Edge, 74AUC1G79, D, 1.8ns, 275MHz, 9mA, SC-70
SN74AUC1G79DCKRE4
数据手册
TI
Flip Flop D-Type Pos-Edge 1Element 5Pin SC-70 T/R
SN74AUC1G79DCKRG4
数据手册
TI
Flip Flop D-Type Pos-Edge 1Element 5Pin SC-70 T/R
SN74AUC1G79YZPR
数据手册
TI
Flip Flop D-Type Pos-Edge 1Element 5Pin DSBGA T/R
SN74AUC1G79YEAR
数据手册
TI
Flip Flop D-Type Pos-Edge 1Element 5Pin DSBGA T/R
SN74AUC1G79YEPR
数据手册
TI
Flip Flop D-Type Pos-Edge 1Element 5Pin DSBGA T/R
SN74AUC1G79YZAR
数据手册
TI
Flip Flop D-Type Pos-Edge 1Element 5Pin DSBGA T/R
SN74AUC1G79DBVRE4
应用笔记
TI
Single Positive-Edge-Triggered D-Type Flip-Flop 5-SOT-23 -40℃ to 85℃
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送