Datasheet
数据手册 > MOS管,场效应管,晶体管,金属氧化物,FET > ON Semiconductor > NTD20N06LT4G 数据手册PDF > NTD20N06LT4G 应用笔记 第 1/8 页
NTD20N06LT4G
¥ 20.55
百芯的价格

NTD20N06LT4G 应用笔记 - ON Semiconductor

更新时间: 2025-06-14 15:47:37 (UTC+8)

NTD20N06LT4G 应用笔记

页码:/8页
下载 PDF
重新加载
下载
© Semiconductor Components Industries, LLC, 2014
September, 2014 − Rev. 4
1 Publication Order Number:
NTD24N06L/D
NTD24N06L, STD24N06L
Power MOSFET
24 A, 60 V, Logic Level, N−Channel DPAK
Designed for low voltage, high speed switching applications in
power supplies, converters and power motor controls and bridge
circuits.
Features
S Prefix for Automotive and Other Applications Requiring Unique
Site and Control Change Requirements; AEC−Q101 Qualified and
PPAP Capable
These Devices are Pb−Free and are RoHS Compliant
Typical Applications
Power Supplies
Converters
Power Motor Controls
Bridge Circuits
MAXIMUM RATINGS (T
J
= 25°C unless otherwise noted)
Rating
Symbol Value Unit
Drain−to−Source Voltage V
DSS
60 Vdc
Drain−to−Gate Voltage (R
GS
= 10 MW)
V
DGR
60 Vdc
Gate−to−Source Voltage
− Continuous
− Non−repetitive (t
p
v10 ms)
V
GS
V
GS
"15
"20
Vdc
Drain Current
− Continuous @ T
A
= 25°C
− Continuous @ T
A
= 100°C
− Single Pulse (t
p
v10 ms)
I
D
I
D
I
DM
24
10
72
Adc
Apk
Total Power Dissipation @ T
A
= 25°C
Derate above 25°C
Total Power Dissipation @ T
A
= 25°C (Note 1)
Total Power Dissipation @ T
A
= 25°C (Note 2)
P
D
62.5
0.42
1.88
1.36
W
W/°C
W
W
Operating and Storage Temperature Range T
J
, T
stg
55 to
+175
°C
Single Pulse Drain−to−Source Avalanche
Energy − Starting T
J
= 25°C
(V
DD
= 50 Vdc, V
GS
= 5.0 Vdc,
L = 1.0 mH, I
L
(pk) = 18 A, V
DS
= 60 Vdc)
E
AS
162 mJ
Thermal Resistance
− Junction−to−Case
− Junction−to−Ambient (Note 1)
− Junction−to−Ambient (Note 2)
R
q
JC
R
q
JA
R
q
JA
2.4
80
110
°C/W
Maximum Lead Temperature for Soldering
Purposes, 1/8 in from case for 10 seconds
T
L
260 °C
Stresses exceeding those listed in the Maximum Ratings table may damage the
device. If any of these limits are exceeded, device functionality should not be
assumed, damage may occur and reliability may be affected.
1. When surface mounted to an FR4 board using 0.5 sq. in. pad size.
2. When surface mounted to an FR4 board using minimum recommended pad
size.
http://onsemi.com
MARKING DIAGRAM
& PIN ASSIGNMENT
A = Assembly Location*
Y = Year
WW = Work Week
24N6L = Device Code
G = Pb−Free Package
See detailed ordering and shipping information on page 2 o
f
this data sheet.
ORDERING INFORMATION
1
Gate
3
Source
2
Drain
4
Drain
DPAK
CASE 369C
(Surface Mount)
STYLE 2
AYWW
24
N6LG
1
2
3
4
24 AMPERES, 60 VOLTS
R
DS(on)
= 0.036 W (Typ)
N−Channel
D
S
G
* The Assembly Location code (A) is front side
optional. In cases where the Assembly Location is
stamped in the package, the front side assembly
code may be blank.
页面指南

NTD20N06LT4G 数据手册 PDF

NTD20N06LT4G 数据手册
ON Semiconductor
9 页, 119 KB
NTD20N06LT4G 其它数据手册
ON Semiconductor
9 页, 275 KB
NTD20N06LT4G 应用笔记
ON Semiconductor
8 页, 113 KB
NTD20N06LT4G 产品修订记录
ON Semiconductor
2 页, 131 KB

NTD20N06LT4 数据手册 PDF

NTD20N06LT4
数据手册
ON Semiconductor
DPAK N-CH 60V 20A
NTD20N06LT4G
数据手册
ON Semiconductor
DPAK N-CH 60V 20A
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送