下载
Semiconductor Components Industries, LLC, 2003
March, 2003 - Rev. 11
1 Publication Order Number:
MC74VHC1GT50/D
MC74VHC1GT50
Noninverting Buffer /
CMOS Logic Level Shifter
with TTL-Compatible Inputs
The MC74VHC1GT50 is a single gate noninverting buffer fabricated
with silicon gate CMOS technology. It achieves high speed operation
similar to equivalent Bipolar Schottky TTL while maintaining CMOS
low power dissipation.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output.
The device input is compatible with TTL-type input thresholds and the
output has a full 5 V CMOS level output swing. The input protection
circuitry on this device allows overvoltage tolerance on the input,
allowing the device to be used as a logic-level translator from 3.0 V
CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V
CMOS Logic while operating at the high-voltage power supply.
The MC74VHC1GT50 input structure provides protection when
voltages up to 7 V are applied, regardless of the supply voltage. This
allows the MC74VHC1GT50 to be used to interface high voltage to low
voltage circuits. The output structures also provide protection when
V
CC
= 0 V. These input and output structures help prevent device
destruction caused by supply voltage - input/output voltage mismatch,
battery backup, hot insertion, etc.
• Designed for 1.65 V to 5.5 V
CC
Operation
• High Speed: t
PD
= 3.5 ns (Typ) at V
CC
= 5 V
• Low Power Dissipation: I
CC
= 1 A (Max) at T
A
= 25°C
• TTL-Compatible Inputs: V
IL
= 0.8 V; V
IH
= 2.0 V, V
CC
= 5 V
• CMOS-Compatible Outputs: V
OH
> 0.8 V
CC
; V
OL
< 0.1 V
CC
@Load
• Power Down Protection Provided on Inputs and Outputs
• Balanced Propagation Delays
• Pin and Function Compatible with Other Standard Logic Families
• Chip Complexity: FETs = 104; Equivalent Gates = 26
Figure 1. Pinout (Top View)
IN A
OUT Y
1
V
CC
NC
IN A
OUT YGND
Figure 2. Logic Symbol
1
2
34
5
PIN ASSIGNMENT
1
2
3 GND
NC
IN A
4
5V
CC
OUT Y
See detailed ordering and shipping information in the package
dimensions section on page 5 of this data sheet.
ORDERING INFORMATION
FUNCTION TABLE
L
H
A Input Y Output
L
H
SC-88A / SOT-353/SC-70
DF SUFFIX
CASE 419A
Pin 1
d = Date Code
VL
d
TSOP-5/SOT-23/SC-59
DT SUFFIX
CASE 483
Pin 1
d = Date Code
VL
d
MARKING
DIAGRAMS
http://onsemi.com
