Datasheet
数据手册 > FPGA,芯片 > Altera > EP2AGX190FF35C4 数据手册PDF > EP2AGX190FF35C4 应用笔记 第 1/30 页
EP2AGX190FF35C4
¥ 15587.99
百芯的价格

EP2AGX190FF35C4 应用笔记 - Altera

  • 制造商:
    Altera
  • 分类:
    FPGA,芯片
  • 封装
    FBGA-1152
  • 描述:
    FPGA Arria II GX Family 181165 Cells 500MHz 40nm Technology 0.9V 1152Pin FC-FBGA
更新时间: 2025-06-17 05:20:37 (UTC+8)

EP2AGX190FF35C4 应用笔记

页码:/30页
下载 PDF
重新加载
下载
Application Report
SPRA633C September 2008
TMS320C620x/C642x McBSP: UART
Todd Hiers ......................................................................................................................................
ABSTRACT
This document describes how to use the multichannel buffered serial port (McBSP) in
the Texas Instruments (TI) TMS320C6000™ ( C6000™) digital signal processors (DSP)
to interface to a universal asynchronous receiver/transmitter (UART). Descriptions of
the hardware configuration and software routines necessary for proper functionality are
included.
The McBSP is not capable of supporting UART standards natively. However, by simple
modification of the serial control registers, there are two methods by which the McBSP
can be configured to receive and transmit data that is understandable to a UART. The
McBSP can be used in either the serial port mode or the general-purpose input/output
(GPIO) mode. This application report discusses both methods. In addition, this
application report demonstrates the hardware interface between the McBSP and a
UART.
Project collateral and source code discussed in this application report can be
downloaded from the following URL: http://www-s.ti.com/sc/techlit/spra633.zip
Contents
1 Design Problem ..................................................................................... 2
2 Overview ............................................................................................. 2
3 UART Interface Method 1: McBSP in Serial Port Mode ....................................... 2
4 UART Interface Method 2: McBSP in GPIO Mode ............................................. 7
5 Hardware UART Adapter for the C6000 Processors ......................................... 10
6 Conclusion ......................................................................................... 11
7 References ......................................................................................... 11
Appendix A Sample C Code .......................................................................... 12
Appendix B Sample C/Assembly Code ............................................................. 24
List of Figures
1 UART Timing ........................................................................................ 2
2 UART Connection - Serial Port Implementation ................................................ 3
3 McBSP Transfer in UART 8N1 Mode ............................................................ 3
4 Pin Control Register (PCR)........................................................................ 4
5 Receive Control Register (RCR) .................................................................. 5
6 Transmit Control Register (XCR) ................................................................. 5
7 Sample Rate Generator Register (SRGR) ...................................................... 6
8 Block Data Processing of Transmit Buffer ...................................................... 7
9 UART Connection - GPIO Implementation ...................................................... 8
10 Serial Port Control Register (SPCR) ............................................................. 8
11 Pin Control Register (PCR)........................................................................ 9
12 UART Auto-Baud Detection ....................................................................... 9
13 SoftUartInchar UART Data Fetch ............................................................... 10
14 UART Adapter Board ............................................................................. 11
List of Tables
SPRA633C September 2008 TMS320C620x/C642x McBSP: UART 1
Submit Documentation Feedback

EP2AGX190FF35C4 数据手册 PDF

EP2AGX190FF35C4 数据手册
Altera
90 页, 1322 KB
EP2AGX190FF35C4 产品设计参考
Altera
50 页, 1976 KB
EP2AGX190FF35C4 用户编程手册
Altera
196 页, 2233 KB
EP2AGX190FF35C4 其它数据手册
Altera
1 页, 9504 KB
EP2AGX190FF35C4 应用笔记
Altera
30 页, 294 KB
EP2AGX190FF35C4 产品描述及参数
Altera
381 页, 11665 KB

EP2AGX190FF35 数据手册 PDF

EP2AGX190FF35I3N
数据手册
Altera
Field Programmable Gate Array, 500MHz, 181165-Cell, CMOS, PBGA1152, 35 X 35MM, LEAD FREE, MS-034, FBGA-1152
EP2AGX190FF35I5N
数据手册
Altera
FPGA Arria II GX Family 181165 Cells 500MHz 40nm Technology 0.9V 1152Pin FC-FBGA
EP2AGX190FF35C4N
数据手册
Altera
FPGA Arria II GX Family 181165 Cells 500MHz 40nm Technology 0.9V 1152Pin FC-FBGA
EP2AGX190FF35C4
数据手册
Altera
FPGA Arria II GX Family 181165 Cells 500MHz 40nm Technology 0.9V 1152Pin FC-FBGA
EP2AGX190FF35C5
数据手册
Altera
FPGA Arria® II GX Family 181165 Cells 500MHz 40nm Technology 0.9V 1152Pin FC-FBGA
EP2AGX190FF35C6
数据手册
Altera
FPGA Arria® II GX Family 181165 Cells 400MHz 40nm Technology 0.9V 1152Pin FC-FBGA
EP2AGX190FF35C6N
数据手册
Altera
Field Programmable Gate Array, 500MHz, 181165-Cell, CMOS, PBGA1152, 35 X 35MM, LEAD FREE, MS-034, FBGA-1152
EP2AGX190FF35I5
数据手册
Altera
FPGA Arria® II GX Family 181165 Cells 500MHz 40nm Technology 0.9V 1152Pin FC-FBGA
EP2AGX190FF35C5N
数据手册
Altera
FPGA Arria II GX Family 181165 Cells 500MHz 40nm Technology 0.9V 1152Pin FC-FBGA
EP2AGX190FF35I3
数据手册
Altera
FPGA Arria II GX Family 181165 Cells 500MHz 40nm Technology 0.9V 1152Pin FC-FBGA
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送