Datasheet
数据手册 > 接口,芯片 > Maxim Integrated > DS2401X1 数据手册PDF > DS2401X1 应用笔记 第 1/25 页

DS2401X1 应用笔记 - Maxim Integrated

更新时间: 2025-04-28 08:38:49 (UTC+8)

DS2401X1 应用笔记

页码:/25页
下载 PDF
重新加载
下载
Maxim > Design Support > Technical Documents > Application Notes > 1-Wire
®
Devices > APP 5507
Maxim > Design Support > Technical Documents > Application Notes > iButton
®
> APP 5507
Keywords: 1-Wire, bus master, VHDL, verilog, ASIC, FPGA
APPLICATION NOTE 5507
Understanding the DS1WM Synthesizable 1-Wire Bus
Master
By: Bernhard Linke, Principal Member Technical Staff
Oct 17, 2012
Abstract: Communication with 1-Wire
®
slave devices requires a 1-Wire master. There are numerous ways to build a 1-
Wire master (see reference design 4206, "Choosing the Right 1-Wire Master for Embedded Applications"). This
document describes the DS1WM, a synthesizable 1-Wire master that can be implemented in an application-specific
integrated circuit (ASIC) or field-programmable gate array (FPGA). The free DS1WM IP is available by request at
https://support.maximintegrated.com/1-Wire.
Introduction
With the growing popularity and diversity of 1-Wire devices, more engineers are facing the task of how to integrate a 1-
Wire master into their systems. Reference design 4206, "Choosing the Right 1-Wire Master for Embedded
Applications," describes various options. This document focuses on the DS1WM synthesizable 1-Wire bus master that
can be implemented as a function block of an application-specific integrated circuit (ASIC) or field-programmable gate
array (FPGA). The DS1WM core uses little chip area (~3470 gates plus two bond pads). It also generates the entire 1-
Wire timing by hardware, reducing the initial software development time and cost. Thus the entire application software
can be written in high-level language. Besides the 1-Wire communication signal DQ, the DS1WM also provides a
control signal STPZ, which assists in meeting the power requirements of certain 1-Wire slaves and allows for large
networks with many slaves or extensive cabling. Figure 1 shows the typical DS1WM application circuit. The DS1WM is
available for free in both Verilog and VHDL formats.
Figure 1. The DS1WM typical application circuit.
Description
Similar to a memory device, the DS1WM connects to the user's system through an 8-bit data bus, using 3 address
Page 1 of 25
页面指南

DS2401X1 数据手册 PDF

DS2401X1 数据手册
Maxim Integrated
11 页, 208 KB
DS2401X1 产品设计参考
Maxim Integrated
27 页, 179 KB
DS2401X1 其它数据手册
Maxim Integrated
26 页, 141 KB
DS2401X1 应用笔记
Maxim Integrated
25 页, 249 KB

DS2401 数据手册 PDF

DS2401+
数据手册
Maxim Integrated
Memory Circuit, 64X1, PBCY3, LEAD FREE, TO-92, 3Pin
DS2401
数据手册
Maxim Integrated
Memory Circuit, 64X1, PBCY3, TO-92, 3Pin
DS2401
数据手册
Dallas Semiconductor
Silicon Serial Number
DS2401+
数据手册
Dallas Semiconductor
Memory; ROM; 64Bit; TO92; 2.8÷6VDC; Mounting: THT; Package: in bulk
DS2401
数据手册
Amphenol
Barrier Strip Terminal Block,
DS2401
数据手册
FCI Electronics
Barrier Strip Terminal Block,
DS2401+
数据手册
FCI Electronics
Barrier Strip Terminal Block,
DS2401
数据手册
Thomas & Betts
DIP Connector, 40 Contact(s), 2 Row(s), Female, IDC Terminal
DS2401+
数据手册
Amphenol
Barrier Strip Terminal Block,
DS2401+
数据手册
Thomas & Betts
DIP Connector, 40 Contact(s), 2 Row(s), Female, IDC Terminal
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
相关文档: DS2401 数据手册
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送