Datasheet
数据手册 > 接口,芯片 > Maxim Integrated > DS2154LNA2+ 数据手册PDF > DS2154LNA2+ 应用笔记 第 1/12 页
DS2154LNA2+
¥ 224.40
百芯的价格

DS2154LNA2+ 应用笔记 - Maxim Integrated

更新时间: 2025-05-11 06:44:00 (UTC+8)

DS2154LNA2+ 应用笔记

页码:/12页
下载 PDF
重新加载
下载
1 of 12
REV: 052203
OVERVIEW
This application note discusses how to use the recovered clock from a T1 or E1 span in a timing distribution
application. The BITS (building integrated timing supply) is one type of clock that is used extensively in
network synchronization. It is a master timing supply for all deployed equipment within a network requiring
synchronization. The term BITS is used in North America, but the rest of the world refers to this type of clock
as
a Synchronization
Supply Unit (SSU). The Dallas Semiconductor single-chip transceivers (SCTs) and line
interface units (LIUs) are excellent candidates for the front end of a BITS/SSU application or other timing
distribution models based on DS1 (T1) or E1 traffic.
SYNCHRONIZATION STANDARDS
ITU-T, ANSI, ETSI and Telcordia maintain requirements (Tables 1 and 2) for timing and network
synchronization. Within these documents, clocks are divided into different levels, or Stratums, that define the
accuracy and
stability for the timing. In the ANSI specifications, the most accurate clock level, Stratum 1, is
defined as a free-running clock with accuracy of better than 1x10
-11
. Cesium clocks are an example of a
Stratum 1 clock. Stratum 2 (Type II clocks in ITU-T specs) is the next level of clocks, followed by Stratum 3
(Type IV) and Stratum 4. Stratum 3E (Type III) was introduced as a level of timing between Stratum 2 and 3
and is typically used in SONET and SDH.
Table 1. North American Synchronization Standards
ELTIT CEPS
ANSI T1.101
Synchronization Interface Standards
GR-378-CORE
Generic Requirements for Timing Signal Generators
GR-436-CORE
Digital Network Synchronization
GR-253-CORE
Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria
GR-1244-CORE
Clocks for the Synchronized Network: Common Generic Criteria
GR-2830-CORE
Primary Reference Sources: Common Generic Criteria
Table 2. ITU Synchronization Standards
ELTIT CEPS
G.703
Physical/Electrical Characteristics of Hierarchical Digital Interfaces
G.704
Synchronous Frame Structures Used at 1544, 6312, 2048, 8488, and 44736kbps Hierarchical
Levels
G.810
Definitions and Terminology For Synchronized Networks
G.811
Timing Characteristics of Primary Reference Sources
G.812
Timing Requirements for Slave Clocks for use as Node Clocks in Synchronized Networks
G.813
Timing Characteristics of SDH Equipment Slave Clocks
G.824
Control of Jitter and Wander Within Digital Networks That are Based on the 1544kbps
Hierarchy
A
pplication Note 370
Using RCLK in a BITS/SSU Application
www.maximintegrated.com
页面指南
页面指南

DS2154LNA2+ 数据手册 PDF

DS2154LNA2+ 数据手册
Maxim Integrated
124 页, 945 KB
DS2154LNA2+ 产品设计参考
Maxim Integrated
21 页, 129 KB
DS2154LNA2+ 用户编程手册
Maxim Integrated
7 页, 80 KB
DS2154LNA2+ 其它数据手册
Maxim Integrated
14 页, 256 KB
DS2154LNA2+ 应用笔记
Maxim Integrated
12 页, 745 KB
DS2154LNA2+ 产品描述及参数
Maxim Integrated
87 页, 1024 KB
DS2154LNA2+ 产品目录
Maxim Integrated
87 页, 1262 KB

DS2154 数据手册 PDF

DS2154
数据手册
Dallas Semiconductor
Enhanced E1 Single Chip Transceiver
DS2154L+
数据手册
Maxim Integrated
Framer, CMOS, PQFP100, 14 X 14MM, 1.4MM HEIGHT, ROHS COMPLIANT, LQFP-100
DS2154LN+
数据手册
Maxim Integrated
Telecom Interface ICs Enhanced E1 Transceiver
DS2154L
数据手册
Maxim Integrated
Framer E1 5V 100Pin LQFP
DS2154LA2+
数据手册
Maxim Integrated
Framer E1 5V 100Pin LQFP
DS2154LNA2+
数据手册
Maxim Integrated
Framer E1 5V 100Pin LQFP
DS2154LD2+
数据手册
Maxim Integrated
Framer E1 5V 100Pin LQFP
DS2154LN
数据手册
Maxim Integrated
Framer E1 5V 100Pin LQFP
DS2154L
产品描述及参数
Dallas Semiconductor
TQFP-100
DS2154LD2
数据手册
Maxim Integrated
Framer E1 5V 100Pin LQFP
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送