Datasheet
数据手册 > 多工器 > ADI > ADG784BCPZ-REEL7 数据手册PDF > ADG784BCPZ-REEL7 应用笔记 第 1/4 页
ADG784BCPZ-REEL7
¥ 53.45
百芯的价格

ADG784BCPZ-REEL7 应用笔记 - ADI

  • 制造商:
    ADI
  • 分类:
    多工器
  • 封装
    LFCSP-20
  • 描述:
    Multiplexer Switch ICs 2:1 240MHz 2.2Ω CMOS Quad
更新时间: 2025-06-16 15:39:56 (UTC+8)

ADG784BCPZ-REEL7 应用笔记

页码:/4页
下载 PDF
重新加载
下载
AN-1024
APPLICATION NOTE
One Technology Way P. O. Box 9106 Norwood, MA 02062-9106, U.S.A. Te l: 781.329.4700 Fax: 781.461.3113 www.analog.com
How to Calculate the Settling Time and Sampling Rate of a Multiplexer
by Theresa Corrigan
Rev. 0 | Page 1 of 4
INTRODUCTION
This application note describes how to calculate the settling
time of a switch and a multiplexer switch. It also discusses
how to calculate the maximum sampling rate for a multiplexer.
CALCULATING THE SETTLING TIME OF A SWITCH
OR MULTIPLEXER
A rudimentary way of calculating how long a switch or
multiplexer takes to settle can be estimated by calculating the
RC for the device, that is, R
ON
× C
D
, and multiplying by the
number of time constants for required system accuracy. This
is added to the switch timing, T
ON
, T
OFF
, or T
TRANSITION
, for the
switch or multiplexer.
Time to Settle = Switching Timing + (R
ON
× C
D
×
No. of Time Constants)
where:
R
ON
is the switch on resistance.
C
D
is the switch drain capacitance.
No. of Time Constants = −ln (% error/100).
The settling time can be calculated because the response is a
function of the switch and circuit resistances and capacitances.
One can assume that this is a single-pole system and calculate
the number of time constants required to settle to the desired
system accuracy as shown in Table 1.
Table 1. Number of Time Constants Required to Settle to
1 LSB Accuracy for a Single-Pole System
Resolution,
No. of Bits
LSB (%FS)
No. of Time Constants =
−ln (% Error/100)
6 1.563 4.16
8 0.391 5.55
10 0.0977 6.93
12 0.0244 8.32
14 0.0061 9.70
16 0.00153 11.09
18 0.00038 12.48
20 0.000095 13.86
22 0.000024 15.25
The switch dynamic transfer function is shown in Figure 1. This
shows a single switch channel in a typical application setup and
the key parameters that come into effect during switching. The
equations for calculating the settling time for a switch when
going from the on-to-off position and the off-to-on position
are shown in Figure 1.
V
IN
S D
LOGIC
INPUT
C
D
C
LOAD
R
LOAD
V
OUT
OFF-TO-ON:
t
SETT
=
t
ON
+(C
LOAD
+ C
D
)–ln
R
ON
× R
LOAD
R
ON
+ R
LOAD
%ERROR
100
ON-TO-OFF:
t
SETT
=
t
OFF
+(R
LOAD
)(C
LOAD
+ C
D
)–ln
%ERROR
100
NOTES
1. SETTLING TIME IS THE TIME REQUIRED FOR THE SWITCH OUTPUT
TO SETTLE WITHIN A GIVEN ERROR BAND OF THE FINAL VALUE.
08231-001
Figure 1. Dynamic Switch Transfer Function—Settling Time

ADG784BCPZ-REEL7 数据手册 PDF

ADG784BCPZ-REEL7 数据手册
ADI
9 页, 146 KB
ADG784BCPZ-REEL7 其它数据手册
ADI
25 页, 379 KB
ADG784BCPZ-REEL7 应用笔记
ADI
4 页, 211 KB
ADG784BCPZ-REEL7 产品封装文件
ADI
7 页, 734 KB
ADG784BCPZ-REEL7 产品修订记录
ADI
4 页, 64 KB

ADG784 数据手册 PDF

ADG784
数据手册
ADI
CMOS 3V/5V, Wide Bandwidth Quad 2:1 Mux in Chip Scale
ADG784BCPZ
数据手册
ADI
ANALOG DEVICES ADG784BCPZ 2:1 Analog Multiplexer IC, 4Circuits, 5Ω, 2.7V to 5.5V, LFCSP-20
ADG784BCPZ-REEL7
数据手册
ADI
Multiplexer Switch ICs 2:1 240MHz 2.2Ω CMOS Quad
ADG784BCP
数据手册
ADI
Analog Multiplexer Quad 2:1 20Pin LFCSP EP
ADG784BCP-REEL7
数据手册
ADI
Analog Multiplexer Quad 2:1 20Pin LFCSP EP T/R
ADG784BCPZ-REEL
数据手册
ADI
* Low Insertion Loss and On Resistance: 4 Typical * On-Resistance Flatness * Bandwidth >200MHz * Single 3V/5V Supply Operation * Rail-to-Rail Operation * Very Low Distortion: * Low Quiescent Supply Current (100nA Typical) * Fast Switching Times * tON 10ns * tOFF 4ns * TTL/CMOS Compatible * For Functionally Equivalent Devices in 16-Lead QSOP/ * SOIC Packages, See ADG774
ADG784BCP-REEL
其它数据手册
ADI
Analog Multiplexer Quad 2:1 20Pin LFCSP EP T/R
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送