Datasheet
数据手册 > 时钟,发生器 > Nexperia > 74HCT4046ADB,118 数据手册PDF > 74HCT4046ADB,118 应用笔记 第 1/13 页

74HCT4046ADB,118 应用笔记 - Nexperia

更新时间: 2025-05-02 09:01:22 (UTC+8)

74HCT4046ADB,118 应用笔记

页码:/13页
下载 PDF
重新加载
下载
Application Report
SLAA618November 2013
Implementation of FSK Modulation and Demodulation
using CD74HC4046A
Mahendra Patel............................................................................................. Standard Linear and Logic
ABSTRACT
In telecommunications and signal processing, frequency modulation (FM) is encoding of information on a
carrier wave by varying the instantaneous frequency of the wave. Digital data can be encoded and
transmitted via carrier wave by shifting the carrier's frequency among a predefined set of frequencies—a
technique known as frequency-shift keying (FSK). FSK is widely used in modems, radio-teletype and fax
modems, and can also be used to send Morse code.
Frequency-shift keying (FSK) is a frequency modulation scheme in which digital information is
transmitted through discrete frequency changes of a carrier wave. This application report discusses logic-
level implementation of binary FSK (BFSK) modulator and demodulator using a phase-locked loop PLL
device CD54HC4046A, CD54HCT4046A, CD74HC4046A, and CD74HCT4046A (hereafter in this
document referred to as HC/HCT4046A). BFSK is the simplest FSK, using a pair of discrete frequencies
to transmit binary information.
spacer
Contents
1 Introduction .................................................................................................................. 2
2 Implementation of Modulator .............................................................................................. 3
3 Implementation of Demodulator ........................................................................................... 5
4 Test Circuit Waveforms .................................................................................................... 6
5 Schemes To Realize Modulator Demodulator Pair ................................................................. 10
6 Conclusion .................................................................................................................. 12
List of Figures
1 Block Diagram of HC/HCT4046A in a Typical PLL Circuit ............................................................ 2
2 Basic Block Diagram of a PLL as a Modulator.......................................................................... 3
3 Frequency Characteristics of VCO Operating without Offset ......................................................... 3
4 Typical Modulator Schematic.............................................................................................. 4
5 Basic Block Diagram of PLL as Demodulator........................................................................... 5
6 Typical Demodulator Schematic .......................................................................................... 6
7 Scheme 1................................................................................................................... 10
8 Scheme 2................................................................................................................... 11
9 Level-Shifter Circuit using LP211 ....................................................................................... 11
10 Simulated Waveforms of Level-Shifter Circuit using LP211 ......................................................... 11
List of Tables
1 Modulator Test Circuit Results ............................................................................................ 4
2 Demodulator Test Circuit Results......................................................................................... 6
3 Variation in VCO
OUT
Frequency, Peak-to-Peak Voltage and DEM
OUT
................................................ 7
4 VCO
IN
(Modulating), VCO
OUT
(Modulated) and DEM
OUT
(Demodulated).............................................. 8
1
SLAA618November 2013 Implementation of FSK modulation and demodulation using
CD54/74HC/HCT4046A
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
页面指南

74HCT4046ADB,118 数据手册 PDF

74HCT4046ADB,118 数据手册
Nexperia
34 页, 443 KB
74HCT4046ADB,118 其它数据手册
Nexperia
51 页, 613 KB
74HCT4046ADB,118 应用笔记
Nexperia
13 页, 1282 KB

74HCT4046 数据手册 PDF

74HCT4046
数据手册
Philips
Phase-locked-loop with VCO
74HCT4046AD
数据手册
NXP
PLL Single Up to 17MHz 16Pin SO PLL Single Up to 17MHz 16Pin SO
74HCT4046AD,112
数据手册
Nexperia
IC PHASE LOCK LOOP W/VCO 16SOIC
74HCT4046AD,118
数据手册
NXP
74HC(T)4046A - Phase-locked-loop with VCO SOP 16Pin
74HCT4046AN
数据手册
NXP
PLL FREQUENCY SYNTHESIZER, PDIP16, SOT-38-1, DIP-16
74HCT4046ADB,118
数据手册
NXP
PLL Single Up to 17MHz 16Pin SSOP T/R
74HCT4046AD,118
数据手册
Nexperia
IC PLL W/VCO 16SOIC
74HCT4046AN,112
数据手册
NXP
74HC(T)4046A - Phase-locked-loop with VCO DIP 16Pin
74HCT4046AD.112
数据手册
Nexperia
IC: digital; phase-locked loop; 4.5÷5.5VDC; SMD; SO16; Series: HCT
74HCT4046ADB,118
数据手册
Nexperia
IC PLL W/VCO 16SSOP
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
相关文档: 74HCT4046 数据手册
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送